Abstract
There is a clear turning point in the development history of reconfigurable architectures. Larger execution units (EU) used to be adopted in special domain applications to improve the cost performance of programmable architectures. However, after the granularity of EUs came up to the level of arithmetic logic unit (ALU) and multiplication accumulation unit (MAC), the trend almost stopped. At present, a great number of reconfigurable architectures make use of simple Von-Neumann-architecture processing elements (PE) with such EUs as ALU and MAC. Actually, today’s application algorithms are far different from the previous counterparts with the development over the last decades. Larger operation units can be extracted from common application algorithms. Without the coherent enhancement of EUs, it is difficult for reconfigurable architectures to replace the application specific integrated circuits (ASIC) used for most of current high-throughput applications. In order to further improve the performance/cost ratio, this paper presents a novel architecture with very-coarse-grained EUs and fully-data-driven mechanism.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Abnous, A., Rabaey, J.: Ultra-low-power domain-specific multimedia processors. In: 1996 Workshop on VLSI Signal Processing, pp. 461–470. IEEE Press, New York (1996)
Dennis, J.B.: Data flow supercomputers. Computer 13(11), 48–56 (1980)
Kung, H.T.: Why systolic architectures? Computer 15(1), 37–46 (1982)
Kapasi, U.J., Rixner, S., Dally, W.J., Abn, J.H., Mattson, P., Owens, J.D.: Programmable stream processors. Computer 36(8), 54–62 (2003)
Srikanteswara, S., Palat, R.C., Reed, J.H., Athanas, P.: An overview of configurable computing machines for software radio handsets. IEEE Communications Magazine 41(7), 134–141 (2003)
Hartenstein, R.: A decade of reconfigurable computing: a visionary retrospective. In: 2001 Conference on Design, automation and test in Europe, pp. 642–649. ACM Press, New York (2001)
Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. ACM Computing Surveys 34(2), 171–210 (2002)
Todman, T.J., Constantinides, G.A., Wilton, S.J.E., Mencer, O., Luk, W., Cheung, P.Y.K.: Reconfigurable computing: architectures and design methods. In: 2005 IEE proceedings of Computers and Digital Techniques, pp. 193–207. IEEE Press, New York (2005)
Abdin, Z., Svensson, B.: Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing. Microprocessors and Microsystems (2008), doi:10.1016/j.micro.2008. 10.003
Koren, I., Mendelson, B., Peled, I., Silberman, G.M.: A data-driven VLSI Array for Arbitrary Algorithms. Computer 21(10), 30–43 (1988)
Chen, D.C., Rabaey, J.M.: A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths. IEEE Journal of Solid-State Circuits 27(12), 1895–1904 (1992)
Taylor, M.B., Lee, W., Miller, J., et al.: Evaluation of the RAW microprocessor: an exposed-wire-delay architecture for ILP and streams. In: 31st Annual International Symposium on Computer Architecture, pp. 2–13. IEEE Press, New York (2004)
Duller, A., Towner, D., Panesar, G., Gray, A., Robbins, W.: PicoArray technology: the tool’s story. In: 2005 Conference on Design, Automation and Test in Europe (DATE 2005), pp. 106–111. IEEE Press, New York (2005)
Yu, Z.: High performance and energy efficient multi-core systems for DSP applications. Ph.D. Thesis, University of California, Davis (2007)
Vejanovski, R., Stojcevski, A., Singh, J., Faulkner, M., Zayegh, A.: A highly efficient reconfigurable architecture for an UTRA-TDD mobile station receiver. In: 2003 International Symposium on Circuits and Systems (ISCAS 2003), pp. II45–II48. IEEE Press, New York (2003)
El-Rayis, A.O., Arslan, T., Erdogan, A.T.: Addressing future space challenges using reconfigurable instruction cell based architectures. In: 2008 NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2008), pp. 22–25. IEEE Press, New York (2008)
Cherepacha, D., Lewis, D.: DP-FPGA: an FPGA architecture optimized for datapaths. VLSI Design 4(4), 329–343 (1996)
Yeung, A.K.W., Rabaey, J.M.: A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms. In: The Twenty-sixth Hawaii International Conference on System Sciences, pp. 169–178. IEEE Press, New York (1993)
Marshall, A., Stansfield, T., Kostarnov, I., Vuillemin, J., Hutchings, B.: A reconfigurable arithmetic array for multimedia applications. In: 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, pp. 135–143. ACM Press, New York (1999)
Mirsky, E., Dehon, A.: MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources. In: 1996 IEEE symposium on FPGAs for custom computing machines, pp. 157–166. IEEE Press, New York (1996)
Singh, H., Lee, M., Lu, G., Kurdahi, F.J., Bagherzadeh, N., Chaves, F.E.M.: MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers 49(5), 465–481 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 ICST Institute for Computer Science, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Jiao, Y., Wang, X., Ni, X. (2009). A Fully Data-Driven Reconfigurable Architecture with Very Coarse-Grained Execution Units. In: Mueller, P., Cao, JN., Wang, CL. (eds) Scalable Information Systems. INFOSCALE 2009. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 18. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-10485-5_1
Download citation
DOI: https://doi.org/10.1007/978-3-642-10485-5_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-10484-8
Online ISBN: 978-3-642-10485-5
eBook Packages: Computer ScienceComputer Science (R0)