Near Real Time Enhancement of Remote Sensing Imagery Based on a Network of Systolic Arrays

  • A. Castillo Atoche
  • D. Torres Roman
  • Y. Shkvarko
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5856)

Abstract

In this paper, we propose a novel Hardware/Software (HW/SW) co-design approach for near real time implementation of high-resolution reconstruction of remote sensing (RS) imagery using an efficient network of systolic arrays (NSA). Such proposed NSA technique is based on a Field Programmable Gate Array (FPGA) and implements the image enhancement/reconstruction tasks of the intelligent descriptive experiment design regularization (DEDR) methodology in an efficient concurrent processing architecture that meets the (near) real time imaging systems requirements in spite of conventional computations. Finally, the results of the HW/SW co-design implementation in a Xilinx Virtex-4 XC4VSX35-10ff668 for the reconstruction of real world RS images are reported and discussed.

Keywords

Remote Sensing Hardware/Software Co-Design Network of Systolic Arrays 

References

  1. 1.
    De Micheli, G., Gupta, R.K.: Hardware-Software Codesign. Proceedings of the IEEE V85(3) (1997)Google Scholar
  2. 2.
    Greco, J., Cieslewski, G., Jacobs, A., Troxel, I.A., George, A.D.: Hardware/software interface for high-performance space computing with FPGA coprocessors. In: Aerospace Conference, March 4–11, pp. 10–25. IEEE, Los Alamitos (2006)Google Scholar
  3. 3.
    Shkvarko, Y.V.: Unifying Regularization and Bayesian Estimation Methods for Enhanced Imaging with Remotely Sensed Data. Part I and Part II. In: IEEE Transactions on Geoscience and Remote Sensing, vol. 42, pp. 923–931. IEEE, Los Alamitos (2004)Google Scholar
  4. 4.
    Shkvarko, Y.V., Perez Meana, H.M., Castillo Atoche, A.: Enhanced radar imaging in uncertain environment: A descriptive experiment design regularization paradigm –Accepted for publication. Intern. Journal of Navigation and Observation (2008) (in press)Google Scholar
  5. 5.
    Ponomaryov, V.I.: Real-time 2D–3D filtering using order statistics based algorithms. Journal Real-Time Image Processing 1, 173–194 (2007)CrossRefGoogle Scholar
  6. 6.
    Castillo Atoche, A., Shkvarko, Y.V., Perez Meana, H.M., Torres Roman, D.: Convex Regularization-Based Hardware/Software Co-Design for Real-Time Enhancement of Remote Sensing Imagery. Int. Journal of Real Time Image Processing (in press)Google Scholar
  7. 7.
    Meyer Baese, U.: Digital Signal Processing with Field Programmable Gate Array. Springer, Berlín (2001)Google Scholar
  8. 8.
    EDK 9.1 MicroBlaze tutorial in Virtex-4, Xilinx, http://www.xilinx.com
  9. 9.
    Space imaging in GeoEye Inc. (2008), http://www.spaceimaging.com/quicklook
  10. 10.
    Lo, S.C., Jean, S.N.: Mapping Algorithms to VLSI Array Processors. In: International Conference on Acoustics, Speech, and Signal Processing (1988)Google Scholar
  11. 11.
    Kung, S.Y.: VLSI Array Processors. Prentice Hall, Englewood Cliffs (1988)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2009

Authors and Affiliations

  • A. Castillo Atoche
    • 1
    • 2
  • D. Torres Roman
    • 1
  • Y. Shkvarko
    • 1
  1. 1.Department of Electrical EngineeringCINVESTAV-IPNMexico
  2. 2.Department of MechatronicsAutonomous University of YucatanYucatanMexico

Personalised recommendations