Abstract
This paper first gives a general review of the present situation of the hard real time power saving scheduling algorithm and then demonstrates its currently related technology and several classic power saving scheduling algorithms. Moreover, it studies the power saving sheduling algorithm of hard real time periodical task based on DVS technology and sonducts a comparison simulation of three different scheduling algorithms.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Pollack, F.: New Micro architecture Challenges in the Coming Generations of CMOS Process Technologies. In: Keynote Talk. 32nd International Symposium on Micro architecture, MICRO-32 (November 1999)
Haiye, X., Wei, L., Chenhui, Y., Yun, W.: Low Power System Design. pp.1001–9081 (2004);03-0158-03. pp.158–159 (2002)
Weiser, M., Welch, B., Demers, A., Shenker, S.: Scheduling for reduced CPU energy. In: Proc. USENIX Symposium on Operating Systems Design and Implementation, pp. 13–23 (1994)
Pillai, P., Shin, K.G.: Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems. In: Proc. of 18th ACM Symposium on Operating Systems Principles, pp. 89–102 (October 2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zhang, D., Shi, S. (2009). Hard Real Time Task Oriented Power Saving Scheduling Algorithm Based on DVS. In: Cai, Z., Li, Z., Kang, Z., Liu, Y. (eds) Advances in Computation and Intelligence. ISICA 2009. Lecture Notes in Computer Science, vol 5821. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04843-2_14
Download citation
DOI: https://doi.org/10.1007/978-3-642-04843-2_14
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-04842-5
Online ISBN: 978-3-642-04843-2
eBook Packages: Computer ScienceComputer Science (R0)