Abstract
A novel idea and CMOS implementation of power-efficient 1-D and 2-D finite-impulse-response (FIR) filters based on a current-mode Gilbert-vector-multiplier (GVM) have been proposed. MOS transistors included in the GVM multiplier work in a weak inversion resulting in an ultra low power consumption, with currents as low as several hundred nanoAmps to several microAmps. Due to the proposed multiplier, all output samples of the FIR filters can be calculated in parallel, making the filtration operation very fast. Moreover, the GVM enables a simple normalization of the output samples. As a consequence, not current values but current ratio values are significant here. As an example, a time-domain 1-D 3rd order filter has been presented which dissipates 8-μW of power enabling a 2-MHz sampling frequency (f S ). Another example is a 2-D filter with the frame resolution of 6x1 pixels that dissipates 7-μW at the data rate of 1 Mframe/s.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Długosz, R., Iniewski, K.: Flexible Architecture of Ultra-Low-Power Current-Mode Interleaved Successive Approximation Analog-To-Digital Converter for Wireless Sensor Networks. Hindavi VLSI design (2007)
Tanner, S., Heubi, A., Ansorge, M., Pellandini, F.: An 8-bit low-power ADC array for CMOS image sensors. In: 1998 IEEE International Conference on Electronics, Circuits and Systems, September 1998, vol. 1, pp. 147–150 (1998)
Linan, G., Foldesy, P., Espejo, S., Dominguez-Castro, R., Rodriguez-Vazquez, A.: A 0.5 μm CMOS 106 transistors analog programmable array processor for real–time image processing. In: 25th European Solid-State Circuits Conference (ESSCIRC), pp. 358–361 (1999)
Alini, R., et al.: A 200-MSample/S Trellis-Coded PRML Read/Write Channel With Analog Adaptive Equalizer and Digital Servo. IEEE Journal of Solid-State Circuits 32(11), 1824–1838 (1997)
Brown, J.E.C., Hurst, P.J., Rothenberg, B.C., Lewis, S.H.: A CMOS Adaptive Continuous-Time Forward Equalizer, LPF, and RAM-DFE for Magnetic Recording. IEEE Journal of Solid-State Circuits 34(2), 162–169 (1999)
Vahidfarl, M.B., Shoaei, O., Fardis, M.: A Low Power, Transverse Analog FIR Filter for Feed Forward Equalization of Gigabit Ethernet. In: IEEE International Symposium on Circuits and Systems (ISCAS), Kos Greece (2006)
Winstead, C.: Analog Iterative Error Control Decoders, Ph.D dissertation. University of Alberta, ECE Department, Edmonton, Alberta (2004)
Croon, J.A., Rosmeulen, M., Decoutere, S., Sansen, W., Maes, H.E.: An easy-to-use mismatch model for the MOS transistor. IEEE Journal of Solid-State Circuits 37(8), 1056–1064 (2002)
Długosz, R.: Analog, Continuous Time, Fully Parallel, Programmable Image Processor Based in Vector Gilbert Multiplier. Paper submitted to International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), Poland (June 2007)
Hoffmann, H.: Perception through visuomotor anticipation in a mobile robot. Neural Networks 20(1), 22–33 (2007)
Vaidyanathan, P.P.: Multirate systems and filter banks. Prentice Hall, Englewood Cliffs (1993)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Długosz, R., Gaudet, V., Wojtyna, R. (2009). Gilbert-Multiplier-Based Parallel 1-D and 2-D Analog FIR Filters for Medical Diagnostics. In: Kącki, E., Rudnicki, M., Stempczyńska, J. (eds) Computers in Medical Activity. Advances in Intelligent and Soft Computing, vol 65. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04462-5_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-04462-5_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-04461-8
Online ISBN: 978-3-642-04462-5
eBook Packages: EngineeringEngineering (R0)