Skip to main content

SVD-Based Ghost Circuitry Detection

  • Conference paper
Book cover Information Hiding (IH 2009)

Part of the book series: Lecture Notes in Computer Science ((LNSC,volume 5806))

Included in the following conference series:

Abstract

Ghost circuitry (GC) insertion is the malicious addition of hardware in the specification and/or implementation of an IC by an attacker intending to change circuit functionality. There are numerous GC insertion sources, including untrusted foundries, synthesis tools and libraries, testing and verification tools, and configuration scripts. Moreover, GC attacks can greatly compromise the security and privacy of hardware users, either directly or through interaction with pertinent systems, application software, or with data. GC detection is a particularly difficult task in modern and pending deep submicron technologies due to intrinsic manufacturing variability. Here, we provide algebraic and statistical approaches for the detection of ghost circuitry. A singular value decomposition (SVD)-based technique for gate characteristic recovery is applied to solve a system of equations created using fast and non-destructive measurements of leakage power and/or delay. This is then combined with statistical constraint manipulation techniques to detect embedded ghost circuitry. The effectiveness of the approach is demonstrated on the ISCAS 85 benchmarks.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Defense Science Board (DSB) study on high performance microchip supply (2006), http://www.acq.osd.mil/dsb/reports/2005-02-hpmsreportfinal.pdf

  2. Agrawal, D., Baktir, S., Karakoyunlu, D., Rohatgi, P., Sunar, B.: Trojan detection using ic fingerprinting. In: IEEE Symposium on Security and Privacy (SP), pp. 296–310 (2007)

    Google Scholar 

  3. Anderson, R., Bond, M., Clulow, J., Skorobogato, S.: Cryptographic processors-a survey. Proceedings of the IEEE 94(2), 357–369 (2006)

    Article  Google Scholar 

  4. Anderson, R.J.: Security Engineering: A guide to building dependable distributed systems. John Wiley and Sons, Chichester (2001)

    Google Scholar 

  5. Bernstein, K., Frank, D.J., Gattiker, A.E., Haensch, W., Ji, B.L., Nassif, S.R., Nowak, E.J., Pearson, D.J., Rohrer, N.J.: High-performance CMOS variability in the 65-nm regime and beyond. IBM Journal of Research and Development 50(4/5), 433–450 (2006)

    Article  Google Scholar 

  6. Hwang, D., Schaumont, P., Tiri, K., Verbauwhede, I.: Securing embedded systems. IEEE Security & Privacy 4(2), 40–49 (2006)

    Article  Google Scholar 

  7. Jha, N.K., Gupta, S.: Testing of Digital Systems. Cambridge University Press, Cambridge (2003)

    Book  Google Scholar 

  8. Koushanfar, F., Potkonjak, M.: CAD-based security, cryptography, and digital rights management. In: Design Automation Conference, DAC (2007)

    Google Scholar 

  9. Lofstrom, K., Daasch, W.R., Taylor, D.: IC identification circuits using device mismatch. In: International Solid State Circuits Conference (ISSCC), pp. 372–373 (2000)

    Google Scholar 

  10. Menezes, A., van Oorschot, P., Vanstone, S.: Handbook of Applied Cryptography. CRC Press, Boca Raton (1997)

    MATH  Google Scholar 

  11. Srivastava, A., Sylvester, D., Blaauw, D.: Statistical Analysis and Optimization for VLSI: Timing and Power. Series on Integrated Circuits and Systems. Springer, Heidelberg (2005)

    Google Scholar 

  12. Su, Y., Holleman, J., Otis, B.: A 1.6J/bit stable chip ID generating circuit using process variations. In: International Solid State Circuits Conference, ISSCC (2007) (to appear)

    Google Scholar 

  13. Suh, G., Devadas, S.: Physical unclonable functions for device authentication and secret key generation. In: Design Automation Conference (DAC), pp. 9–14 (2007)

    Google Scholar 

  14. Yablonovitch, E.: Can nano-photonic silicon circuits become an intra-chip interconnect technology? In: IEEE/ACM International Conference on Computer-Aided Design (ICCAD), p. 309 (2007)

    Google Scholar 

  15. Alkabani, Y., Koushanfar, F., Kiyavash, N., Potkonjak, M.: Trusted integrated circuits: A nondestructive hidden characteristics extraction approach. In: Solanki, K., Sullivan, K., Madhow, U. (eds.) IH 2008. LNCS, vol. 5284, pp. 102–117. Springer, Heidelberg (2008)

    Chapter  Google Scholar 

  16. Alkabani, Y., Massey, T., Koushanfar, F., Potkonjak, M.: Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability. In: Design Automation Conference (DAC), pp. 606–609 (2008)

    Google Scholar 

  17. Dabiri, F., Potkonjak, M.: Hardware aging-based software metering. In: Design, Automation, and Test in Europe, DATE (2009)

    Google Scholar 

  18. Koushanfar, F., Boufounos, P., Shamsi, D.: Post-silicon timing characterization by compressed sensing. In: IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 185–189 (2008)

    Google Scholar 

  19. Shamsi, D., Boufounos, P., Koushanfar, F.: Noninvasive leakage power tomography of integrated circuits by compressive sensing. In: International Symposium on Low power electronics and design (ISLPED), pp. 341–346 (2008)

    Google Scholar 

  20. Yuan, L., Qu, G.: A combined gate replacement and input vector control approach for leakage current reduction. IEEE Trans. Very Large Scale Integr. Syst. 14(2), 173–182 (2006)

    Article  Google Scholar 

  21. Ercegovac, M.D., Lang, T., Moreno, J.H.: Introduction to Digital Systems (1999)

    Google Scholar 

  22. Kocher, P., Jaffe, J., Jum, B.: Differential Power Analysis. In: International Cryptology Conference on Advances in Cryptology (1999)

    Google Scholar 

  23. Kuhn, M.: Trojan hardware – some strategies and defenses. Slides from the Schloss Dagstuhl (2008), http://www.cl.cam.ac.uk/~mgk25/dagstuhl08-hwtrojan.pdf

  24. Rajsuman, R.: Iddq testing for CMOS VLSI. Proceedings of the IEEE 88(4), 544–568 (2000)

    Article  Google Scholar 

  25. Alkabani, Y., Koushanfar, F., Potkonjak, M.: Remote Activation of ICs for Piracy Prevention and Digital Right Management. In: IEEE/ACM International Conference on Computer Aided Design, ICCAD (2007)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Nelson, M., Nahapetian, A., Koushanfar, F., Potkonjak, M. (2009). SVD-Based Ghost Circuitry Detection. In: Katzenbeisser, S., Sadeghi, AR. (eds) Information Hiding. IH 2009. Lecture Notes in Computer Science, vol 5806. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04431-1_16

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-04431-1_16

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-04430-4

  • Online ISBN: 978-3-642-04431-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics