Abstract
The chapter discusses some problems, connected with logic synthesis and optimization of FSM implemented with custom matrix integrated circuits. The primitive matrix implementation of FSM circuit is analyzed first. It is reduced to direct interpretation of FSM structure table and is characterized by considerable redundancy. Next, the methods of logical condition replacement and encoding of collections of microoperations are considered. These methods allow decrease for circuit redundancy due increase of the number of FSM model levels. Next, it is shown that the model of Moore FSM offers an additional possibility for its circuit optimization due to existence of the classes of pseudoequivalent states. Each such class corresponds to one state of the equivalent Mealy FSM. Optimization methods are introduced based on different approaches for state encoding, as well as on transformation of state codes into class codes. The last part of the chapter is devoted to optimization of the block generating microoperations.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Adamski, M., Barkalov, A.: Architectural and Sequential Synthesis of Digital Devices. University of Zielona Góra Press, Zielona Góra (2006)
Baranov, S.: Logic and System Design of Digital Systems. TUT Press, Tallinn (2008)
Baranov, S.I.: Logic Synthesis of Control Automata. Kluwer Academic Publishers, Dordrecht (1994)
Barkalov, A., Titarenko, L., Chmielewski, S.: Decrease of hardware amount in logic circuit of moore FSM. Przeglźd Telekomunikacyjny i Wiadomości Telokomunikacyjne (6), 750–752 (2008)
Barkalov, A., Titarenko, L., Chmielewski, S.: Optimization of moore control unit with refined state encoding. In: Proc. of the 15th Inter. Conf. MIXDES 2008, Poznań, Poland, pp. 417–420. Departament of Microeletronics and Computer Science, Technical University of Łódz (2008)
Barkalov, A., Titarenko, L., Chmielewski, S.: Optimization of moore fsm on system-on-chip using pal technology. In: Proc. of the International Conference TCSET 2008, pp. 314–317. Ministry of Education and Science of Ukraine, Lviv Polytechnic National University, Lviv, Publishing House of Lviv Polytechnic, Lviv-Slavsko (2008)
Barkalov, A., Węgrzyn, M.: Design of Control Units With Programmable Logic. University of Zielona Góra Press, Zielona Góra (2006)
Barkalov, A.A.: Principles of optimization of logic circuit of Moore FSM. Cybernetics and System Analysis (1), 65–72 (1998) (in Russian)
De Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York (1994)
Navabi, Z.: Embedded Core Design with FPGAs. McGraw-Hill, New York (2007)
Shriver, B., Smith, B.: The anatomy of a High-performance Microprocessor: A Systems Perspective. IEEE Computer Society Press, Los Alamitos (1998)
Villa, T., Kam, T., Brayton, R., Sangiovanni-Vincentelli, A.: A Synthesis of Finie State Machines: Logic Optimization. Kluwer Academic Publishers, Boston (1998)
Villa, T., Saldachna, T., Brayton, R., Sangiovanni-Vincentelli, A.: Symbolic two-level minimization. IEEE Transactions on Computer-Aided Design 16(7), 692–708 (1997)
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Barkalov, A., Titarenko, L. (2009). Matrix Realization of Control Units. In: Logic Synthesis for FSM-Based Control Units. Lecture Notes in Electrical Engineering, vol 53. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04309-3_2
Download citation
DOI: https://doi.org/10.1007/978-3-642-04309-3_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-04308-6
Online ISBN: 978-3-642-04309-3
eBook Packages: EngineeringEngineering (R0)