Abstract
Native execution of instrumented code is commonly used for early, high-level SW simulations. SW code developed for a target platform is executed in a host computer for fast functional verification and performance estimations. However, as the native platform is different than the target platform, directly writing the peripheral registers or handling scratch pad memories makes the native execution to crash. Previous works require manual recoding to solve this problem. This paper presents a library that automatically solves the problem of simulating directly, fixed memory accesses. HW accesses are detected at run-time in the native execution and redirected to a target platform model. Thus, native HW/SW co-simulation is performed without any recoding effort. Both peripherals only requiring data transfers and peripherals also requiring communication event delivery are automatically managed.
This work was supported by the Spanish MICyT and EC through MULTICUBE FP7-216693 and the TEC2008-04107 projects.
Chapter PDF
References
Coware Platform Architect, http://www.coware.com
ARM Realview Development Suite, http://www.arm.com
Benini, L., Bogliolo, A., Menichelli, F.: MPARM: Exploring the Multi-Processor SoC Design Space with SystemC. Journal of VLSI Signal Processing (2005)
Benini, L., Bertozzi, D., Bruni, D., Drago, N., Fummi, F., Ponzino, M.: SystemC cosimulation and emulation of multiprocessor SoC design. IEEE Computer (April 2003)
Yi, Y., Kim, D., Ha, S.: Fast and time-accurate cosimulation with OS scheduler modeling. Design Automation of Embedded Systems (8) (2003)
Kirchsteiger, C., Schweitzer, H., Weiss, R., Pistauer, M.: A Software Performance Simulation Methodology for Rapid System Architecture Exploration. In: ICECS (2008)
Schnerr, J., Bringmann, O., Viehl, A., Rosenstiel, W.: High-Performance Timing Simulation of Embedded Software. In: Proc. of DAC (2008)
Brandolese, C., Fornaciari, W., Salice, F., Sciuto, D.: Source-level execution time estimation of C programs. In: Proc. of CoDes (2001)
Kempf, T., Karur, K., Wallentowitz, S., Meyr, H.: A SW Perfornance Estimation Framework for Early SL Design using Fine-Grained Instrumentation. In: Prof. of DATE (2006)
Hwang, Y., Abdi, S., Gajski, D.: Cycle approximate Retargetable Performance Estimation at the Transaction Level. In: Proc. of DATE (2008)
InterDesign Technologies, FastVeri, http://www.interdesigntech.co.jp/english/
Gerstlauer, A., Yu, H., Gajski, D.D.: RTOS Modeling for System Level Design. In: Proc. of DATE. IEEE, Los Alamitos (2003)
He, Z., Mok, A., Peng, C.: Timed RTOS modeling for embedded System Design. In: Proc. of RTAS. IEEE, Los Alamitos (2005)
Yoo, S., Nicolescu, G., Gauthier, L.G., Jerraya, A.A.: Automatic generation of fast timed simulation models for operating systems in SoC design. In: Proc. of DATE (2002)
Hassan, M.A., Yoshinori, S., Takeuchi, K.Y., Imai, M.: RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC. In: Proc of DATE (2005)
Castillo, J., Fernández, V., Posadas, H., Quijano, D., Villar, E.: SystemC Platform Modeling for Behavioral Simulation and Performance Estimation of Embedded Systems. In: Behavioral Modeling for Embedded Systems and Technologies: Applications for Design and Implementation. IGI international (ed.)
Wieferink, A., Leupers, R., Ascheid, G., Meyer, H., Michiels, T., Nohl, A., Kogel, T.: Retargetable generation of TLM bus interfaces for MPSoC platforms. In: CODES+ISSS 2005 (2005)
Gerin, P., Guérin, X., Pétrot, F.: Efficient Implementation of Native Software Simulation for MPSoC. In: Proc. of DATE (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 IFIP International Federation for Information Processing
About this paper
Cite this paper
Posadas, H., Villar, E. (2009). Automatic HW/SW Interface Modeling for Scratch-Pad and Memory Mapped HW Components in Native Source-Code Co-simulation. In: Rettberg, A., Zanella, M.C., Amann, M., Keckeisen, M., Rammig, F.J. (eds) Analysis, Architectures and Modelling of Embedded Systems. IESS 2009. IFIP Advances in Information and Communication Technology, vol 310. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04284-3_2
Download citation
DOI: https://doi.org/10.1007/978-3-642-04284-3_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-04283-6
Online ISBN: 978-3-642-04284-3
eBook Packages: Computer ScienceComputer Science (R0)