Skip to main content

A New FGMOST Euclidean Distance Computational Circuit Based on Algebraic Mean of the Input Potentials

  • Conference paper
Artificial Neural Networks – ICANN 2009 (ICANN 2009)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5768))

Included in the following conference series:

Abstract

A new Euclidean distance circuit focused on high-speed operation will be presented in this paper. The computing accuracy will be improved compensating the error introduced by the second-order effects, which affect MOS transistor operation (short channel effect and mobility degradation) by a proper common-mode input voltage excitation of the squarer circuit. Because the elementary approach of designing an Euclidean distance circuit (exclusively based on classical MOS transistors in saturation) requires an additional threshold voltage extractor circuit, the new proposed idea is to use a FGMOST (Floating Gate MOS Transistor), having the advantage of a very large reducing of the circuit complexity.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Bult, K., Wallinga, H.: A CMOS Four-Quadrant Analog Multiplier. IEEE Journal of Solid-State Circuits, 430–435 (1986)

    Google Scholar 

  2. Bult, K., Wallinga, H.: A Class of Analog CMOS Circuits Based on the Square-Law Characteristics of an MOS Transistor in Saturation. IEEE Journal of Solid-State Circuits, 357–364 (1987)

    Google Scholar 

  3. Seevinck, B., Wassenaar, R.F.: Versatile CMOS Linear Transconductor/Square-Law Function Circuit. IEEE Journal of Solid-State Circuits, 366–377 (1987)

    Google Scholar 

  4. Song, H.J., Kim, C.K.: A MOS Four-Quadrant Multiplier Using Two Input Squaring Circuits with Source Followers. IEEE Journal of Solid-State Circuits, 841–847 (1990)

    Google Scholar 

  5. Sakurai, S., Ismail, M.: A CMOS Square-Law Programmable Floating Resistor Independent on the Threshold Voltage. IEEE Transactions on Circuits and Systems II, 565–574 (1992)

    Google Scholar 

  6. Seevinck, B., Wassenaar, R.F., Wong, C.K.: A Wide-Band Technique for Vector Summation and Rms-Dc Conversion. IEEE Journal of Solid-State Circuits, 311–318 (1984)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Popa, C.R. (2009). A New FGMOST Euclidean Distance Computational Circuit Based on Algebraic Mean of the Input Potentials. In: Alippi, C., Polycarpou, M., Panayiotou, C., Ellinas, G. (eds) Artificial Neural Networks – ICANN 2009. ICANN 2009. Lecture Notes in Computer Science, vol 5768. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04274-4_48

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-04274-4_48

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-04273-7

  • Online ISBN: 978-3-642-04274-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics