Abstract
VLSI chips design is becoming increasingly complex and calling for more and more automation. Many chip design problems can be formulated as constraint problems and are potentially amenable to CP techniques. To the best of our knowledge, though, there has been little CP work in this domain to date. We describe a successful application of a CP based tool to a particular pin-assignment problem in which tens of thousands of pins (i.e., connection points) belonging to internal units on the chip must be placed within their units so as to satisfy certain constraints and optimize the wirability of the design. Our tool has been tested on real IBM designs and is now being integrated into IBM’s chip development environment.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Smith, M.J.S.: Application Specific Integrated Circuits. VLSI Systems Series. Addison-Wesley, Reading (1997)
Sherwani, N.A.: Algorithms for VLSI Physcial Design Automation, 3rd edn. Kluwer Academic Publishers, Norwell (1998)
Lengauer, T.: Combinatorial algorithms for integrated circuit layout. John Wiley & Sons, Inc., New York (1990)
Drechsler, R.: Evolutionary algorithms for VLSI CAD, 2nd edn. Springer, Heidelberg (1998)
Koren, N.L.: Pin assignment in automated printed circuit board design. In: ACM/IEEE Design Automation Conference, pp. 72–79 (1972)
Liu, L., Sechen, C.: Multi-layer pin assignment for macro cell circuits. IEEE Trans. Computer-Aided Design 18, 1452–1461 (1999)
Xiang, H., Tang, X., Wong, D.F.: An algorithm for simultaneous pin assignment and routing. In: Proc. of International Conference on Computer Aided Design, pp. 232–238 (2001)
Brady, H.: An approach to topological pin assignment. IEEE Trans. Computer-Aided Design CAD-3, 250–255 (1984)
Yao, X., Yamada, M., Liu, C.L.: A new approach to pin assignment problem. In: Proc. of Design Automation Conference, pp. 566–572 (1988)
Wang, L., Lai, Y., Liu, B.: Simultaneous pin assignment and global wiring for custom vlsi design. In: Proc. IEEE International Symposium on Circuits and Systems, vol. 4, pp. 2128–2131 (1991)
Westra, J., Groeneveld, P.: Towards integration of quadratic placement and pin assignment. In: IEEE Proc. of ISVLSI, pp. 284–286 (2005)
Naveh, Y.: Guiding stochastic search by dynamic learning of the problem topography. In: Perron, L., Trick, M.A. (eds.) CPAIOR 2008. LNCS, vol. 5015, pp. 349–354. Springer, Heidelberg (2008)
Hwang, F.K., Richards, D.S.: Steiner tree problems. Networks 22(1), 55–89 (1992)
Sayah, J., Gupta, R., Sherlekar, D., Honsinger, P., Apte, J., Bollinger, S., Chen, H., DasGupta, S., Hsieh, E., Huber, A., Hughes, E., Kurzum, Z., Rao, V., Tabtieng, T., Valijan, V., Yang, D.: Design planning for high-performance asics. IBM Journal of Research and Development 40(4), 431–452 (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dubrov, B., Eran, H., Freund, A., Mark, E.F., Ramji, S., Schell, T.A. (2009). Pin Assignment Using Stochastic Local Search Constraint Programming. In: Gent, I.P. (eds) Principles and Practice of Constraint Programming - CP 2009. CP 2009. Lecture Notes in Computer Science, vol 5732. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04244-7_6
Download citation
DOI: https://doi.org/10.1007/978-3-642-04244-7_6
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-04243-0
Online ISBN: 978-3-642-04244-7
eBook Packages: Computer ScienceComputer Science (R0)