Advertisement

CABAC Accelerator Architectures for Video Compression in Future Multimedia: A Survey

  • Yahya Jan
  • Lech Jozwiak
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5657)

Abstract

The demands for high quality, real-time performance and multi-format video support in consumer multimedia products are ever increasing. In particular, the future multimedia systems require efficient video coding algorithms and corresponding adaptive high-performance computational platforms. The H.264/AVC video coding algorithms provide high enough compression efficiency to be utilized in these systems, and multimedia processors are able to provide the required adaptability, but the algorithms complexity demands for more efficient computing platforms. Heterogeneous (re-)configurable systems composed of multimedia processors and hardware accelerators constitute the main part of such platforms. In this paper, we survey the hardware accelerator architectures for Context-based Adaptive Binary Arithmetic Coding (CABAC) of Main and High profiles of H.264/AVC. The purpose of the survey is to deliver a critical insight in the proposed solutions, and this way facilitate further research on accelerator architectures, architecture development methods and supporting EDA tools. The architectures are analyzed, classified and compared based on the core hardware acceleration concepts, algorithmic characteristics, video resolution support and performance parameters, and some promising design directions are discussed. The comparative analysis shows that the parallel pipeline accelerator architecture seems to be the most promising.

Keywords

RC hardware architectures accelerators multimedia processing UHDTV video compression H.264/AVC CABAC 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    ITU-T: Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H. 264| ISO/IEC 14496-10 AVC) (May 2003)Google Scholar
  2. 2.
    Marpe, D.a.: Context-based adaptive binary arithmetic coding in the h.264/avc video compression standard. IEEE Transactions on CSVT, 620–636 (July 2003)Google Scholar
  3. 3.
    Yu, W., et al.: A high performance cabac decoding architecture. IEEE Transactions on Consumer Electronics, 1352–1359 (November 2005)Google Scholar
  4. 4.
    Li, L., et al.: A hardware architecture of cabac encoding and decoding with dynamic pipeline for h.264/avc. J. Signal Process. Syst., 81–95 (2008)Google Scholar
  5. 5.
    Sze, V., et al.: Parallel cabac for low power video coding. In: 15th IEEE International Conference on ICIP 2008, October 2008, pp. 2096–2099 (2008)Google Scholar
  6. 6.
    Shojania, et al.: A high performance cabac encoder. In: NEWCAS, pp. 315–318 (2005)Google Scholar
  7. 7.
    Marpe, D., et al.: A highly efficient multiplication-free binary arithmetic coder and its application in video coding. In: ICIP 2003, September 2003, pp. 263–266 (2003)Google Scholar
  8. 8.
    Ha, V., et al.: Real-time mpeg-4 avc/h.264 cabac entropy coder. In: 2005 Digest of Technical Papers. In: International Conference on ICCE, January 2005, pp. 255–256 (2005)Google Scholar
  9. 9.
    Chen, J.W., et al.: A hardware accelerator for context-based adaptive binary arithmetic decoding in h.264/avc. In: ISCAS 2005, May 2005, pp. 4525–4528 (2005)Google Scholar
  10. 10.
    Mei-hua, et al.: Optimizing design and fpga implementation for cabac decoder. In: International Symposium on HDP 2007, June 2007, pp. 1–5 (2007)Google Scholar
  11. 11.
    Bingbo, L., et al.: A high-performance vlsi architecture for cabac decoding in h.264/avc. In: 7th International Conference on ASICON, October 2007, pp. 790–793 (2007)Google Scholar
  12. 12.
    Deprá, D.A., et al.: A novel hardware architecture design for binary arithmetic decoder engines based on bitstream flow analysis. In: SBCCI, pp. 239–244 (2008)Google Scholar
  13. 13.
    Jian, et al.: A high-performance hardwired cabac decoder. In: ICASSP 2007, pp. 37–40 (2007)Google Scholar
  14. 14.
    Osorio, R.R., et al.: High-throughput architecture for h.264/avc cabac compression system. IEEE Transactions on CSVT, 1376–1384 (November 2006)Google Scholar
  15. 15.
    Zhang, P., et al.: High-performance cabac engine for h.264/avc high definition real-time decoding. In: International Conference on ICCE 2007, January 2007, pp. 1–2 (2007)Google Scholar
  16. 16.
    Pastuszak, G.: A high-performance architecture of the double-mode binary coder for h.264.avc. IEEE Transactions on CSVT, 949–960 (July 2008)Google Scholar
  17. 17.
    Kim, C., et al.: High speed decoding of context-based adaptive binary arithmetic codes using most probable symbol prediction. In: ISCAS 2006, p. 4 (2006)Google Scholar
  18. 18.
    Zheng, J., et al.: A novel pipeline design for h.264 cabac decoding. In: Ip, H.H.-S., Au, O.C., Leung, H., Sun, M.-T., Ma, W.-Y., Hu, S.-M. (eds.) PCM 2007. LNCS, vol. 4810, pp. 559–568. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  19. 19.
    Eeckhaut, H., et al.: Optimizing the critical loop in the h.264/avc cabac decoder. In: IEEE International Conference on FPT 2006, December 2006, pp. 113–118 (2006)Google Scholar
  20. 20.
    Yang, Y.C., et al.: A high throughput vlsi architecture design for h.264 cabac decoding with look ahead parsing. In: Multimedia and Expo., pp. 357–360 (2006)Google Scholar
  21. 21.
    Shi, B., et al.: Pipelined architecture design of h.264/avc cabac real-time decoding. In: 4th IEEE International Conference on ICCSC 2008, May 2008, pp. 492–496 (2008)Google Scholar
  22. 22.
    Yi, Y., et al.: High-speed h.264/avc cabac decoding. IEEE CSVT, 490–494 (2007)Google Scholar
  23. 23.
    Son, W., et al.: Prediction-based real-time cabac decoder for high definition h.264/avc. In: IEEE International Symposium on ISCAS 2008, May 2008, pp. 33–36 (2008)Google Scholar
  24. 24.
    Tian, X.a.: Implementation strategies for statistical codec designs in h.264/avc standard. In: 19th IEEE International Symposium on RSP, June 2008, pp. 151–157 (2008)Google Scholar
  25. 25.
    Chang, Y.T.: A novel pipeline architecture for h.264/avc cabac decoder. In: IEEE Asia Pacific Conference on APCCAS 2008, December 2008, pp. 308–311 (2008)Google Scholar
  26. 26.
    Flordal, O., et al.: Accelerating cabac encoding for multi-standard media with configurability. In: 20th International IPDPS 2006, April 2006, p. 8 (2006)Google Scholar
  27. 27.
    Osorio, R.R., et al.: Entropy coding on a programmable processor array for multimedia soc. In: International Conference on ASAP 2007, July 2007, pp. 222–227 (2007)Google Scholar
  28. 28.
    Nunez, et al.: Design and implementation of a high-performance and silicon efficient arithmetic coding accelerator for the h.264 video codec. In: ASAP 2005, pp. 411–416 (2005)Google Scholar
  29. 29.
    van de Waerdt, J.W., et al.: The tm3270 media-processor. In: 38th IEEE/ACM International Symposium on Microarchitecture 2005, pp. 331–342 (2005)Google Scholar
  30. 30.
    Osorio, R.R., et al.: An fpga architecture for cabac decoding in manycore systems. In: International Conference on ASAP 2008, July 2008, pp. 293–298 (2008)Google Scholar
  31. 31.
    Rouvinen, J., et al.: Context adaptive binary arithmetic decoding on transport triggered architectures. In: SPIE Conference Series (March 2008)Google Scholar

Copyright information

© IFIP International Federation for Information Processing 2009

Authors and Affiliations

  • Yahya Jan
    • 1
  • Lech Jozwiak
    • 1
  1. 1.Faculty of Electrical EngineeringEindhoven University of TechnologyThe Netherlands

Personalised recommendations