Inversion/Non-inversion Implementation for an 11,424 Gate-Count Dynamic Optically Reconfigurable Gate Array VLSI

  • Shinichi Kato
  • Minoru Watanabe
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5657)


To date, various optically reconfigurable gate arrays (ORGAs) have been developed to realize both fast reconfiguration and numerous reconfiguration contexts. Optically differential reconfigurable gate arrays (ODRGAs) present the advantageous capabilities compared with ORGAs: they have increased reconfiguration frequency per unit of laser power and reduced optical power consumption. Dynamic optically reconfigurable gate arrays (DORGA) can realize the highest gate density, but an important disadvantage of DORGAs is that their reconfiguration frequency is lower than that of ODRGAs and their optical power consumption is greater than that of ODRGAs. Therefore, a novel inversion/non-inversion dynamic optically reconfigurable gate array that adopts only the good factors from both architectures has been developed. This paper presents an inversion/non-inversion implementation for a fabricated 11,424 gate-count dynamic optically reconfigurable gate array VLSI. Based on that implementation, three factors are discussed: gate density, reconfiguration frequency per unit of laser power, and optical power consumption.


Laser Power Gate Count ORGA Architecture Context Image VLSI Chip 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Altera Corporation, Altera Devices,
  2. 2.
    Xilinx Inc., Xilinx Product Data Sheets,
  3. 3.
    Lattice Semiconductor Corporation, LatticeECP and EC Family Data Sheet (2005),
  4. 4.
  5. 5.
    Nakano, H., Shindo, T., Kazami, T., Motomura, M.: Development of dynamically reconfigurable processor LSI. NEC Tech. J (Japan) 56(4), 99–102 (2003)Google Scholar
  6. 6.
    Dehon, A.: Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density. In: Fourth Canadian Workshop on Field Programmable Devices, pp. 47–54 (1996)Google Scholar
  7. 7.
    Jones, D., Lewis, D.M.: A time–multiplexed FPGA architecture for logic emulation. In: Custom Integrated Circuits Conference, pp. 495–498 (1995)Google Scholar
  8. 8.
    Mumbru, J., Panotopoulos, G., Psaltis, D., An, X., Mok, F., Ay, S., Barna, S., Fossum, E.: Optically Programmable Gate Array. In: SPIE of Optics in Computing 2000, vol. 4089, pp. 763–771 (2000)Google Scholar
  9. 9.
    Mumbru, J., Zhou, G., Ay, S., An, X., Panotopoulos, G., Mok, F., Psaltis, D.: Optically Reconfigurable Processors. In: SPIE Critical Review 1999 Euro-American Workshop on Optoelectronic Information Processing, vol. 74, pp. 265–288 (1999)Google Scholar
  10. 10.
    Miyano, M., Watanabe, M., Kobayashi, F.: Optically Differential Reconfigurable Gate Array. Electronics and Computers in Japan, Part II 90(11), 132–139 (2007)CrossRefGoogle Scholar
  11. 11.
    Watanabe, M., Shiki, T., Kobayashi, F.: Scaling prospect of optically differential reconfigurable gate array VLSIs. Analog Integrated Circuits and Signal Processing (2008)Google Scholar
  12. 12.
    Seto, D., Watanabe, M.: A dynamic optically reconfigurable gate array - perfect emulation. IEEE Journal of Quantum Electronics 44(5), 493–500 (2008)CrossRefGoogle Scholar
  13. 13.
    Watanabe, M.: A 11,424 gate-count zero-overhead dynamic optically reconfigurable gate array VLSI. In: IEEE International SOC Conference, September 2007, pp. 75–78 (2007)Google Scholar
  14. 14.
    Watanabe, M., Nakajima, M., Kato, S.: An inversion/non-inversion dynamic optically reconfigurable gate array VLSI. World Scientific and Engineering Academy and Society Transactions on Circuits and Systems 8(1), 11–20 (2009)Google Scholar
  15. 15.
    Kato, S., Watanabe, M.: Inversion/non-inversion zero-overhead dynamic optically reconfigurable gate array VLSI. In: IEEE International Conference on Field @ Programmable Technology, pp. 377–380 (2008)Google Scholar

Copyright information

© IFIP International Federation for Information Processing 2009

Authors and Affiliations

  • Shinichi Kato
    • 1
  • Minoru Watanabe
    • 1
  1. 1.Electrical and Electronic EngineeringShizuoka UniversityShizuokaJapan

Personalised recommendations