Skip to main content

An Overview of Prophet

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5574))

Abstract

Speculative Multithreading (SpMT) has been proposed as a perspective method to exploit Chip Multiprocessors (CMP) hardware potential. This paper researches speculative thread-level parallelism(TLP) for general-purpose programs. The Prophet system consists of a SpMT compiler framework and a simulator prototype based on the SpMT execution model. In the Prophet system, procedures are represented as weighted control flow graph (WCFG), the thread generator uses structural analysis and heuristic algorithm to partition the WCFG into sub-graphs which represent the candidate threads. Inter-thread data dependences are predicted by pre-computation slice (p-slice) to reduce RAW violation. Since the partition is speculative, thread state control mechanism and multi-versioning cache system are designed to buffer the speculative data, and a snooping bus based cache coherence protocol is used to detect data dependence violation. Simulation-based evaluation shows that the Prophet system could achieve significant speedup for general-purpose programs.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Sohi, G., Breach, S., Vijaykumar, T.: Multiscalar Processors. In: Proceedings of the 22nd International Symp on Computer Architecture, Margherita Ligure, Italy, pp. 414–425. ACM Press, New York (1995)

    Google Scholar 

  2. Hammond, L., Hubbert, B., Siu, M., et al.: The Stanford Hydra CMP. In: IEEE Micro, vol. 20(2), pp. 71–84. IEEE Computer Society, Los Alamitos (2000)

    Google Scholar 

  3. Dubey, P.K., Brien, K.O., Barton, C.: Single-program speculative multithreading(SPSM) architecture: Compiler-assisted fine-grained multithreading. In: Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, Limassol, Cyprus, IFIP Working Group on Algol, pp. 109–121 (June 1995)

    Google Scholar 

  4. Kun, D.: Compiling for the Speculative Multithreading Architecture. National University of Defense Technology, Changsha. PhD thesis(2001) (in Chinese)

    Google Scholar 

  5. Madriles, C., Quiñones, C.G., Sánchez, J., et al.: The Mitosis Speculative Multithreaded Architecture. In: Proceedings of the International Conference ParCo 2005, John von Neumann Institute for Computing, vol. 33, pp. 27–38 (2006)

    Google Scholar 

  6. Wilson, R., et al.: SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compiler. ACM SIGPLAN Notices 29(12) (December 1996)

    Google Scholar 

  7. http://www.eecs.harvard.edu/hube/software/

  8. Olden Benchmark Suite[EB/OL], http://www.cs.princeton.edu/~mcc/olden.html

  9. Zhai, A., Steffan, J.G., Colohan, C.B., Mowry, T.C.: Compiler and Hardware Support for Reducing the Synchronization of Speculative Threads. ACM Transactions on Architecture and Code Optimization 5(1), Article 3 (May 2008)

    Google Scholar 

  10. Ohsawa, T., Takagi, M., Kawahara, S., Matsushita, S.: Pinot:Speculative Multi-threading Processor Architecture Exploiting Parallelism over a Wide Range of Granularities. In: Proceedings of the 38th Annual IEEE/ACM International Symposium on Michroarchitecture (MICRO 2005) (2005)

    Google Scholar 

  11. Vijaykumar, T.N., Gopal, S., Smith, J.E., et al.: Speculative Versioning Cache. IEEE Trans. Parallel Distrib. Syst. 12(12), 1305–1317 (2001)

    Article  Google Scholar 

  12. Renau, J., Tuck, J., Liu, W., et al.: Tasking with out-of-order spawn in TLS chip multiprocessors: microarchitecture and compilation. In: Proceedings of ICS 2005: Proceedings of the 19th annual international conference on Supercomputing, pp. 179–188. ACM Press, New York (2005)

    Google Scholar 

  13. Quiñones, C.G., Madriles, C., Sánchez, J., et al.: Mitosis compiler: an infrastructure for speculative threading based on pre-computation slices. In: Proceedings of PLDI 2005: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, pp. 269–279. ACM Press, New York (2005)

    Google Scholar 

  14. Liao, S., Wang, P., Wang, H., Hoflehner, G., Lavery, D., Shen, J.: Post-Pass Binary Adaptation for Software-Based Speculative Precomputation. In: ACM Conference on Programming Language Design and Implementation (June 2002)

    Google Scholar 

  15. Madriles, C., Sánchez, C.G.Q.J., Marcuello, P., et al.: The Mitosis Speculative Multithreaded Architecture. In: Proceedings of Parallel Computing: Current & Future Issues of High-End Computing, pp. 27–38 (2006)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Chen, Z., Zhao, YL., Pan, XY., Dong, ZY., Gao, B., Zhong, ZW. (2009). An Overview of Prophet. In: Hua, A., Chang, SL. (eds) Algorithms and Architectures for Parallel Processing. ICA3PP 2009. Lecture Notes in Computer Science, vol 5574. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-03095-6_38

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-03095-6_38

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-03094-9

  • Online ISBN: 978-3-642-03095-6

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics