Abstract
Given the FPGA-based partially reconfigurable systems, hardware tasks can be configured into (or removed from) the FPGA fabric without interfering with other tasks running on the same device. In such systems, the efficiency of task scheduling algorithms directly impacts the overall system performance. By using previously proposed 2D scheduling model, existing algorithms could not provide an efficient way to find all suitable allocations. In addition, most of them ignored the single reconfiguration port constraint and inter-task dependencies. Further more, to our best knowledge there is no previous work investigating in the impact on the scheduling result by reusing already placed tasks. In this paper, we focus on online task scheduling and propose task scheduling solution that takes the ignored constraints into account. In addition, a novel “reuse and partial reuse” approach is proposed. The simulation results show that our proposed solution achieves shorter application completion time up to 43.9% and faster single task response time up to 63.8% compared to the previously proposed stuffing algorithm.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Banerjee, S., Bozorgzadeh, E., Dutt, N.: Physically-aware hw-sw partitioning for reconfigurable architectures with partial dynamic reconfiguration. In: The Proceeding of the 42nd Design Automaion Conference (DAC), June 13-17, pp. 335–340 (2005)
Bazargan, K., Kastner, R., Sarrafzadeh, M.: Fast template placement for reconfigurable computing systems. IEEE Design and Test of Computers 17, 68–83 (2000)
Chiu, G., Chen, S.: An efficient submesh allocation scheme for two-dimensional meshes with little overhead. IEEE Trans. Parallel and Distributed Systems 10, 471–486 (1999)
Danne, K., Platzner, M.: Partitioned scheduling of periodic real-time tasks onto reconfigurable hardware. In: The proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS), April 25-29 (2006)
Handa, M., Vemuri, R.: An efficient algorithm for finding empty space for online fpga placemen. In: Proceedings of the 41st annual conference on desing automation, San Diego, pp. 960–965 (June 2004)
Hauck, S.: Configuration prefetch for single context reconfigurable coprocessors. In: Proceedings of the sixth International Symposium on Field Programmable Gate Arrays (FPGA 1998), pp. 65–74 (1998)
Jeong, B., Yoo, S., Lee, S., Choi, K.: Hardware-software cosynthesis for run-time incrementally reconfigurable fpgas. In: The Proceeding of the Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 169–174 (2000)
Kalte, H., Porrmann, M.: Context saving and restoring for multitasking in reconfigurable systems. In: Proceedings of the International Conference on Field Programmable Logic and Applications (FPL), pp. 223–228 (2005)
Lu, Y., Marconi, T., Gaydadjiev, G., Bertels, K.: An efficient algorithm for free resource management on the fpga. In: Proceedings of Design, Automation and Test in Europe (DATE 2008), Munich, Germany (March 2008)
Steiger, C., Walder, H., Platzner, M.: Operating systems for reconfigurable embedded platforms: Onlline scheduling of real-time tasks. IEEE Transactions on Computers 53 (November 2004)
Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Panainte, E.M.: The molen polymorphic processor. IEEE Transactions on Computers archive 53 (November 2004)
Walder, H., Platzner, M.: Reconfigurable hardware operating systems: From concepts to realizations. In: Proc. Int’l Conf. Eng. of Reconfigurable Systems and Algorithms (ERSA), pp. 284–287 (2003)
Yankova, Y., Kuzmanov, G., Bertels, K., Gaydadjiev, G., Lu, Y., Vassiliadis, S.: Dwarv: Delft workbech automated reconfigurable vhdl generator. In: International Conference on Field Programmable Logic and Applications (FPL), August 27-29, pp. 697–701 (2007)
Yoo, S., Youn, H., Shirazi, B.: An efficient task allocation scheme for 2d mesh architectures. IEEE Trans. Parallel and Distributed Systems 8, 934–942 (1997)
Zhou, X., Wang, Y., Huang, X., Peng, C.: On-line scheduling of real-time tasks for reconfigurable computing system. In: IEEE International Conference on Field Programmable Technology (FPT), Thailand, pp. 57–64 (December 2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lu, Y., Marconi, T., Bertels, K., Gaydadjiev, G. (2009). Online Task Scheduling for the FPGA-Based Partially Reconfigurable Systems. In: Becker, J., Woods, R., Athanas, P., Morgan, F. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2009. Lecture Notes in Computer Science, vol 5453. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-00641-8_22
Download citation
DOI: https://doi.org/10.1007/978-3-642-00641-8_22
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-00640-1
Online ISBN: 978-3-642-00641-8
eBook Packages: Computer ScienceComputer Science (R0)