Skip to main content

Extracting Coarse-Grained Pipelined Parallelism Out of Sequential Applications for Parallel Processor Arrays

  • Conference paper
Architecture of Computing Systems – ARCS 2009 (ARCS 2009)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5455))

Included in the following conference series:

Abstract

We present development and runtime support for building application specific data processing pipelines out of sequential code, and for executing them on a general purpose platform that features a reconfigurable Parallel Processor Array (PPA). Our approach is to let the programmer annotate the source of the application to indicate the desired pipeline stages and associated data flow, with little code restructuring. A pre-processor is then used to transform the annotated program into different code segments according to the indicated pipeline structure, generate the corresponding executable code, and produce a bundled application package containing all executables and deployment information for the target platform. There are special mechanisms for setting up the application-specific pipeline structure on the PPA and achieving integrated execution in the context of a general-purpose operating system, enabling the pipelined application to access the usual system peripherals and run concurrently with other conventional programs. To verify our approach, we have built a prototype system using soft processor arrays on an embedded FPGA platform, and transformed a well-known application into a pipelined version that executes successfully on our prototype.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Butts, M., Jones, A.M., Wasson, P.: A structural object programming model, architecture, chip and tools for reconfigurable computing. In: FCCM 2007 (2007)

    Google Scholar 

  2. Atmark Techno Inc., http://www.atmark-techno.com Suzaku Series

  3. Williams, J.: The Microblaze-uClinux kernel port Project, http://www.itee.uq.edu.au

  4. Syrivelis, D., Lalis, S.: System- and application-level support for runtime hardware reconfiguration on soc platforms. In: USENIX ATC, General Track, pp. 315–327 (2006)

    Google Scholar 

  5. Mattson, T.G.: How good is openmp. Sci. Program. 11(2), 81–93 (2003)

    MathSciNet  Google Scholar 

  6. Nethercote, N., Seward, J.: Valgrind: a framework for heavyweight dynamic binary instrumentation. SIGPLAN Not. 42(6), 89–100 (2007)

    Article  Google Scholar 

  7. xiph open source community, T.: Tremor Ogg Vorbis decoder, http://wiki.xiph.org

  8. Gschwind, M.: Chip multiprocessing and the cell broadband engine. In: CF 2006: Proceedings of the 3rd conference on Computing frontiers, pp. 1–8 (2006)

    Google Scholar 

  9. Gschwind, M., Erb, D., Manning, S., Nutter, M.: An open source environment for cell broadband engine system software. Computer 40(6), 37–47 (2007)

    Article  Google Scholar 

  10. Thies, W., Karczmarek, M., Amarasinghe, S.P.: Streamit: A language for streaming applications. In: Computational Complexity, pp. 179–196 (2002)

    Google Scholar 

  11. Forum, M.P.I.: MPI: A message-passing interface standard. Technical Report UT-CS-94-230 (1994)

    Google Scholar 

  12. Mueller, F.: A library implementation of posix threads under unix. In: In Proceedings of the USENIX Conference, pp. 29–41 (1993)

    Google Scholar 

  13. Thies, W., Chandrasekhar, V., Amarasinghe, S.: A practical approach to exploiting coarse-grained pipeline parallelism in c programs. In: MICRO, pp. 356–369 (2007)

    Google Scholar 

  14. Bridges, M.J., Vachharajani, N., Zhang, Y., Jablin, T., August, D.I.: Revisiting the sequential programming model for multi-core. In: MICRO (2007)

    Google Scholar 

  15. Vachharajani, N., Rangan, R., Raman, E., Bridges, M.J., Ottoni, G., August, D.I.: Speculative decoupled software pipelining. In: PACT (2007)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Syrivelis, D., Lalis, S. (2009). Extracting Coarse-Grained Pipelined Parallelism Out of Sequential Applications for Parallel Processor Arrays. In: Berekovic, M., Müller-Schloer, C., Hochberger, C., Wong, S. (eds) Architecture of Computing Systems – ARCS 2009. ARCS 2009. Lecture Notes in Computer Science, vol 5455. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-00454-4_4

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-00454-4_4

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-00453-7

  • Online ISBN: 978-3-642-00454-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics