Abstract
Many-core processor architectures require scalable solutions that reflect the locality and power constraints of future generations of technology. This paper presents a CMP architecture that supports automatic mapping and dynamic scheduling of threads leaving the binary code devoid of any explicit communication. The thrust of this approach is to produce binary code that is divorced from implementation parameters, yet, which still gives good performance over future generations of CMPs. A key component of this abstract processor architecture is the memory system. This paper evaluates the memory architectures, which must maintain performance across a range of targets.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Semiconductor Industry Association, International technology roadmap for semiconductors update. Technical report (2006)
Hammond, L., Carlstrom, B.D., Wong, V., Chen, M., Kozyrakis, C., Olukotun, K.: Transactional coherence and consistency: Simplifying parallel hardware and software. IEEE Micro. 24(6), 92–103 (2004)
Jesshope, C.: μTC – an intermediate language for programming chip multiprocessors. In: Jesshope, C., Egan, C. (eds.) ACSAC 2006. LNCS, vol. 4186, pp. 147–160. Springer, Heidelberg (2006)
Bernard, T.A.M., Jesshope, C., Knijnenburg, P.M.W.: Strategies for Compiling μTC to Novel Chip Multiprocessors. In: Vassiliadis, S., Bereković, M., Hämäläinen, T.D. (eds.) SAMOS 2007. LNCS, vol. 4599, pp. 127–138. Springer, Heidelberg (2007)
Bolychevsky, C.R.J., Muchnick, V.B.: Dynamic scheduling in RISC architectures. IEE Trans. E, Computers and Digital Techniques 143, 309–317 (1996)
Scholz, S.B.: Single Assignment C - efficient support for high-level array operations in a functional setting. Journal of Functional Programming 13, 1005–1059 (2003)
McGhan, H.: Niagara 2 opens the floodgates. Microprocessor Report 20(11), 1–12 (2006)
Kahle, M.N., Day, H.P., Hofstee, C.R., Johns, T.R.M., Shippy, D.: Introduction to the Cell multiprocessor. IBM Journal of Research and Development 49(4), 589–604 (2005)
Jesshope: Operating systems in silicon and the dynamic management of resources in many-core chips. Parallel Processing Letters (PPL) 18(2), 257–274 (2008)
Bousias, K., Guang, L., Jesshope, C.R., Lankamp, M.: Implementation and evaluation of a microthread architecture, Journal of System Architecture (2008), http://dx.doi.org/10.1016/j.sysarc.2008.07.001
K.S.R. Corporation. KSR1 technical summary, Technical report (1992)
Zhang, L., Jesshope, C.R.: On-chip COMA cache-coherence protocol for microgrids of microthreaded cores. In: Bougé, L., Forsell, M., Träff, J.L., Streit, A., Ziegler, W., Alexander, M., Childs, S. (eds.) Euro-Par Workshops 2007. LNCS, vol. 4854, pp. 38–48. Springer, Heidelberg (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Jesshope, C., Lankamp, M., Zhang, L. (2009). Evaluating CMPs and Their Memory Architecture. In: Berekovic, M., Müller-Schloer, C., Hochberger, C., Wong, S. (eds) Architecture of Computing Systems – ARCS 2009. ARCS 2009. Lecture Notes in Computer Science, vol 5455. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-00454-4_24
Download citation
DOI: https://doi.org/10.1007/978-3-642-00454-4_24
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-00453-7
Online ISBN: 978-3-642-00454-4
eBook Packages: Computer ScienceComputer Science (R0)