Abstract
In this paper, FinFET stacks consisting of mixed three- (3T) and four-terminal (4T) devices are analyzed in terms of leakage. A novel figure of merit is introduced, and closed-form leakage models are derived. Analytical results are used to derive simple design criteria to minimize the leakage by properly mixing 3T and 4T devices in transistor stacks. The comparison with a bulk technology shows that properly designed FinFET circuits are able to reduce the leakage by one or two orders of magnitude.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Horowitz, M., et al.: Scaling, power, and the future of CMOS. Electron Devices Meeting. IEDM Technical Digest (2005)
Masahara, M., et al.: Demonstration analysis and device design considerations for independent DG MOSFETs. IEEE Trans. on Electron Devices 52, 2046–2053 (2005)
Mathew, L., et al.: CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET). In: Proceedings of the IEEE International SOI Conference, pp. 187–189 (2004)
Fried, D.M., et al.: A Fin-type independent-double-gate NFET. Device Research Conference, 45–46 (2003)
Narendra, S., et al.: Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-μm CMOS. IEEE J. of Solid-State Circ. 39, 501–510 (2004)
Johnson, M.C., et al.: Leakage control with efficient use of transistor stacks in single threshold CMOS. IEEE Trans. on VLSI Systems 10, 1–5 (2002)
Tschanz, J., et al.: Dynamic sleep transistor and body bias for active leakage power control of microprocessors. IEEE Journal of Solid-State Circuits 38, 1838–1845 (2003)
Liu, Y.X., et al.: Cointegration of high-performance tied-gate three-terminal FinFETs and variable threshold-voltage independent-gate four-terminal FinFETs with asymmetric gate-oxide thicknesses. IEEE Electron Device Letters 28, 517–519 (2007)
Cakici, R.T., Roy, K.: Analysis of Options in Double-Gate MOS Technology: A Circuit Perspective. IEEE Transactions on Electron Devices 54, 3361–3368 (2007)
ITRS Roadmap (2006 Update), http://public.itrs.net
Tawfik, S.A., Kursun, V.: Low-Power and Compact Sequential Circuits With Independent-Gate FinFETs. IEEE Trans. on Electron Devices 55, 60–70 (2008)
DESSIS 8.0 User Manual, ISE A.G (2002)
Ye, Y., et al.: New technique for standby leakage reduction in high-performance circuits. In: Symposium on VLSI Circuits. Digest of Technical Papers, pp. 40–41 (1998)
Neau, C., Roy, K.: Optimal body bias selection for leakage improvement and process compensation over different technology generations. In: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 116–121 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Agostinelli, M., Alioto, M., Esseni, D., Selmi, L. (2009). Design and Evaluation of Mixed 3T-4T FinFET Stacks for Leakage Reduction. In: Svensson, L., Monteiro, J. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2008. Lecture Notes in Computer Science, vol 5349. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-95948-9_4
Download citation
DOI: https://doi.org/10.1007/978-3-540-95948-9_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-95947-2
Online ISBN: 978-3-540-95948-9
eBook Packages: Computer ScienceComputer Science (R0)