Abstract
A new design approach for three-stage operational transconductance amplifiers with nested Miller compensation is presented in this paper. By systematically optimizing the amplifier settling behavior, the proposed methodology allows the required speed performances to be reached, avoiding power wasting and blind efforts for trial-and-error design procedures. To demonstrate the effectiveness of the strategy, a three-stage nested-Miller amplifier in voltage follower configuration is simulated in a commercial 0.35 μm CMOS technology. As shown by simulation results, the proposed approach comes in useful to develop fast-settling three-stage amplifiers which are badly needed in many modern applications.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Lee, S.-C., Jeon, Y.-D., Kwon, J.-K., Kim, J.: A 10-bit 205-MS/s 1.0-mm2 90-nm CMOS Pipeline ADC for Flat Panel Display Applications. IEEE J. of Solid-State Circ. 42, 2688–2695 (2007)
Peng, X., Sansen, W.: AC boosting compensation scheme for low-power multistage amplifiers. IEEE J. of Solid-State Circ. 39, 2074–2077 (2004)
Eschauzier, R.G.H., Huiising, J.H.: A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation. IEEE J. of Solid-State Circ. 27, 1709–1716 (1992)
Leung, K.N., Mok, P.K.T., Ki, W.H., Sin, J.K.O.: Three-stage large capacitive load amplifier with damping-factor-control frequency compensation. IEEE J. of Solid-State Circ. 35, 221–230 (2000)
You, F., Embabi, S., Sanchez-Sinencio, E.: Multistage amplifier topologies with nested Gm-C compensation. IEEE J. of Solid-State Circ. 32, 2000–2011 (1997)
Fan, X., Mishra, C., Sanchez-Sinencio, E.: Single Miller capacitor frequency compensation technique for low-power multistage amplifiers. IEEE J. of Solid-State Circ. 38, 1735–1738 (2003)
Grasso, A.D., Palumbo, G., Pennisi, S.: Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme. IEEE Trans. Circuits Syst. II: Exp. Briefs 53, 1044–1048 (2006)
Eschauzier, R.G.H., Huiising, J.H.: Frequency Compensation Techniques for Low-Power Operational Amplifier. Kluwer, Boston (1995)
Grasso, A.D., Mita, R., Palumbo, G., Pennisi, S.: Analytical Comparison of Frequency Compensation Techniques in Three-Stage Amplifiers. Inter. J. of Circ. Theory and Appl. 36, 53–80 (2008)
Cannizzaro, S.O., Grasso, A.D., Mita, R., Palumbo, G., Pennisi, S.: Design procedures for three-stage CMOS OTAs with nested-Miller compensation. IEEE Trans. Circuits Syst. I: Regul. Papers 54, 933–940 (2007)
Pugliese, A., Cappuccino, G., Cocorullo, G.: Design Procedure for Settling Time Minimization in Three-Stage Nested-Miller Amplifiers. IEEE Trans. Circuits Syst. II: Exp. Briefs 55, 1–5 (2008)
Yang, H.C., Allstot, D.J.: Considerations for fast settling operational amplifiers. IEEE Trans. on Circ. and Syst. 37, 326–334 (1990)
Pugliese, A., Cappuccino, G., Cocorullo, G.: Settling time minimization of operational amplifiers. In: Azémard, N., Svensson, L. (eds.) PATMOS 2007. LNCS, vol. 4644, pp. 107–116. Springer, Heidelberg (2007)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Pugliese, A., Amoroso, F.A., Cappuccino, G., Cocorullo, G. (2009). Settling-Optimization-Based Design Approach for Three-Stage Nested-Miller Amplifiers. In: Svensson, L., Monteiro, J. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2008. Lecture Notes in Computer Science, vol 5349. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-95948-9_32
Download citation
DOI: https://doi.org/10.1007/978-3-540-95948-9_32
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-95947-2
Online ISBN: 978-3-540-95948-9
eBook Packages: Computer ScienceComputer Science (R0)