Abstract
For large circuits, static timing analysis (STA) needs to be performed in a hierarchical manner to achieve higher performance in arrival time propagation. In hierarchical STA, efficient and accurate timing models of sub-modules need to be created. We propose a timing model extraction method that significantly reduces the size of timing models without losing any accuracy by removing redundant timing information. Circuit components which do not contribute to the delay of any input to output pair are removed. The proposed method is deterministic. Compared to the original models, the numbers of edges and vertices of the resulting timing models are reduced by 84% and 85% on average, respectively, which are significantly more than the results achieved by other methods.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Hansen, M.C., Yalcin, H., Hayes, J.P.: Unveiling the iscas-85 benchmarks: a case study in reverse engineering. IEEE Design & Test of Computers 16, 72–80 (1999)
Kobayashi, N., Malik, S.: Delay abstraction in combinational logic circuits. IEEE Trans. Computer-Adied Design of Integrated Circuits and Systems 16, 1205–1212 (1997)
Moon, C.W., Kriplani, H., Belkhale, K.P.: Timing model extraction of hierarchical blocks by graph reduction. In: Proc. of the Design Automation Conf., pp. 152–157 (2002)
Sapatnekar, S.S.: Efficient calculation of all-pairs input-to-output delays in synchronous sequential circuits. In: Proc. of IEEE International Symposium on Circuits and Systems, pp. 520–523 (1996)
Visweswariah, C., Conn, A.R.: Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation. In: Proc. of Intl. Conf. on Computer-Aided Design, pp. 244–251 (1999)
Zhou, S., Zhu, Y., Hu, Y., Graham, R., Hutton, M., Cheng, C.-K.: Timing model reduction for hierarchical timing analysis. In: Proc. of Intl. Conf. on Computer-Aided Design, pp. 415–422 (2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Li, B., Knoth, C., Schneider, W., Schmidt, M., Schlichtmann, U. (2009). Static Timing Model Extraction for Combinational Circuits. In: Svensson, L., Monteiro, J. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2008. Lecture Notes in Computer Science, vol 5349. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-95948-9_16
Download citation
DOI: https://doi.org/10.1007/978-3-540-95948-9_16
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-95947-2
Online ISBN: 978-3-540-95948-9
eBook Packages: Computer ScienceComputer Science (R0)