Skip to main content

Top-Down Paradigm to Miniaturization

  • Chapter
  • First Online:
Nanoscale Devices

Part of the book series: NanoScience and Technology ((NANO))

  • 704 Accesses

Abstract

The current development of electronics is ultimately a consequence of the invention of the MOS-FET. The idea upon which the FET is based, of controlling the conductivity of a region by varying its surface potential, precedes by many years its practical realization and industrial implementation. In fact, the invention of the metal–insulator–semiconductor (MIS) FET goes as far back as to 1926 for the depletion-mode FET [14] and to 1935 for the enhancement-mode FET [15]. Quite ironically, in an attempt to produce MIS-FETs on semiconducting germanium, Bardeen, Brattain, and Shockley discovered the bipolar transistor in 1947 (an insider view of the history of the transistor discovery1 is given in [16]). It was only after the change of substrate (from germanium to silicon) that the first FET could actually be prepared (by Khang and Atalla in 1960 [17]) by changing the insulator to SiO2 and the semiconductor to silicon – and the MOS-FET opened the main avenue to the IC era.2 Most ICs are indeed constituted by MOS-FETs, connected in a way that allows assigned electrical functions to be performed – the more sophisticated the functions, the more complex the circuit. The early IC market was however slow to develop and its exponential growth was triggered by Fairchild’s decision to sell IC chips at a price lower than the sum of the prices of the individual components necessary to make an equivalent circuit [20].

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Gianfranco Cerofolini .

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Cerofolini, G. (2009). Top-Down Paradigm to Miniaturization. In: Nanoscale Devices. NanoScience and Technology. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-92732-7_2

Download citation

Publish with us

Policies and ethics