Abstract
This paper presents an efficient and extendable modeling approach for DSP processors with VLIW architecture. The proposed approach is designed for sequential implementation platforms such as C++ programming language. It employs specific pipeline modeling technique called reverse calling. As a sample implementation, a DSP processor model is designed based on Texas Instruments (TI) C62xx architecture. The processor model handles pipeline resources (memories and register files) during concurrent accesses by updating method. To verify the functionality of the model, a cycle-accurate simulation environment is developed using C++ programming language. In this simulator, a DSP-specific data type, called DSPDT, is designed and implemented for bit-accurate implementation of signal processing operations. The simulation environment utilizes a simple assertion-based verification technique with messages using three levels of severities: Alert, Warning, and Error. The simulator is functionally validated by practical DSP benchmarks such as IIR filters, correlation, FFT blocks and also the G.729a speech codec for single and multiple speech channels.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Rosenblum, M., Herrod, S.A., Witchel, E., Gupta, A.: Complete Computer Simulation: The SimOS Approach. IEEE Parallel and Distributed Technology 3, 34–43 (1995)
Bechem, C., Combs, J., Utamaphethai, N., Black, B., Shawn Blanton, R.D., Shen, J.P.: An Integrated Functional Performance Simulator. IEEE MICRO 19, 26–35 (1999)
Patterson, D.A., Hennessy, J.L.: Computer Architecture: A Quantitative Approach, 2nd edn. Morgan Kaufmann, Menlo Park (1996)
Turley, J., Hakkarainen, H.: TI’s New C6x DSP Screams at 1,600 MIPS. Microprocessor Report 11, 1–4 (1997)
TMS320C6000 CPU Instruction Set Reference Guide. Texas Instruments Literature Number SPRU189C (1999)
ITU-T Draft Recommendation G.729. Coding of Speech at 8Kbps Using the Conjugate Structure Algebraic Code Excited Linear – Prediction (CSACELP) (1996)
TI SPRA564B. G.729/A Speech Coder: Multichannel TMS320C62x Implementation (February 2000), http://www.ti.com
Texas Instruments. Code Composer Studio IDE Version 2.2 (August. 2003) http://www.ti.com/tmwccs
Ringenberg, J., Oehmke, D., Austin, T., Mudge, T.: SimpleDSP: A Fast and Flexible DSP Processor Model. In: Workshop on Media and Streaming Processors (MSP5) in IEEE/ACM MICRO-36, San Diego (2003)
Barbieri, I., Bariani, M., Raggio, M.: A VLIW architecture simulator innovative approach for HW-SW co-design. In: IEEE International Conference on Multimedia and Expo (ICME), New York, pp. 1375–1378 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sedaghati-Mokhtari, N., Nazm-Bojnordi, M., Hormati, A., Fakhraie, S.M. (2008). An Efficient and Extendable Modeling Approach for VLIW DSP Processors. In: Sarbazi-Azad, H., Parhami, B., Miremadi, SG., Hessabi, S. (eds) Advances in Computer Science and Engineering. CSICC 2008. Communications in Computer and Information Science, vol 6. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-89985-3_33
Download citation
DOI: https://doi.org/10.1007/978-3-540-89985-3_33
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-89984-6
Online ISBN: 978-3-540-89985-3
eBook Packages: Computer ScienceComputer Science (R0)