Skip to main content

A Novel Partitioned Encoding Scheme for Reducing Total Power Consumption of Parallel Bus

  • Conference paper
Advances in Computer Science and Engineering (CSICC 2008)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 6))

Included in the following conference series:

Abstract

Two main sources for power dissipation in parallel buses are data transitions on each wire and coupling between adjacent wires. There are many techniques for reducing the transition and coupling powers. These methods utilize extra control bits to manage the behavior of data transitions on parallel bus. In this paper, we propose a new coding scheme which tries to reduce power dissipation of control bits. The proposed method employs partitioned Bus Invert and Odd Even Bus Invert coding techniques. This method benefits from Particle Swarm Optimization (PSO) algorithm to efficiently partition the bus. In order to reduce transition and coupling power of control bits, it finds partitions with similar transition behaviors and groups them together. One extra control bit is added to each group of partitions. By properly managing transitions on control bits of each partition and that of each group, it reduces total power consumption, including coupling power. It also locates control bits of each partition such that total power consumption is minimized. We evaluate our method on both data and address buses. Experimental results show 40% power saving in coded data compared to original data. We also show the prominence of the proposed coding scheme over other techniques.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Banerjee, K.: Trends for ULSI Interconnections and Their Implications for Thermal, Reliability and Performance Issues. In: Proceedings of the Seventh International Dielectrics and Conductors for ULSI Multilevel Interconnection Conference, pp. 38–50 (2001)

    Google Scholar 

  2. Ghoneima, M., Ismail, Y.: Low power coupling-based encoding for on-chip buses. In: Proceedings of International Symposium on Circuits and Systems, pp. 325–333 (2004)

    Google Scholar 

  3. Kim, K.W., Back, K.H., Shanbhag, K.H., Liu, C.L., Kang, S.M.: Coupling-driven signal encoding scheme for low-power interface design. In: Proceedings of the International Conference on Computer-Aided Design, pp. 318–321 (2000)

    Google Scholar 

  4. Ramprasad, S., Shanbhag, N.R., Hajj, I.N.: A coding framework for low-power address and data busses. IEEE Transaction on VLSI System 7, 21–221 (1999)

    Google Scholar 

  5. Shin, Y., Chae, S.I., Choi, K.: Partial Bus-Invert Coding for Power Optimization of Application-Specific Systems. IEEE Transaction on Very Large Scale Integration Systems 9, 377–383 (2001)

    Article  Google Scholar 

  6. Sundaresan, K., Mahapatra, N.R.: Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses. In: Proceedings of the Eleventh International Symposium on High-Performance Computer Architecture (HPCA-11), San Francisco, pp. 51–60 (2005)

    Google Scholar 

  7. Zhang, Y., Yang, J., Gupta, R.: Frequent value locality an value-centric data cache design. In: Proceedings of Architectural support for programming languages and operating systems, pp. 150–159 (2000)

    Google Scholar 

  8. Jayaprakash, S., Mahapatra, N.R.: Partitioned Hybrid Encoding to Minimize On-Chip Energy Dissipation of Wide Microprocessor Buses. In: Proceeding of the VLSI Design (VLSID 2007), pp. 127–134 (2007)

    Google Scholar 

  9. Kennedy, J., Eberhart, R.: Particle swarm optimization. In: Proceedings IEEE Intl. Conf. Neural Networks, pp. 1942–1948 (1995)

    Google Scholar 

  10. Goudarzi, M., Hessabi, S.: The ODYSSEY Tool-Set for System-Level Synthesis of Object-Oriented Models. In: Hämäläinen, T.D., Pimentel, A.D., Takala, J., Vassiliadis, S. (eds.) SAMOS 2005. LNCS, vol. 3553, pp. 394–403. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kamal, M., Koohi, S., Hessabi, S. (2008). A Novel Partitioned Encoding Scheme for Reducing Total Power Consumption of Parallel Bus. In: Sarbazi-Azad, H., Parhami, B., Miremadi, SG., Hessabi, S. (eds) Advances in Computer Science and Engineering. CSICC 2008. Communications in Computer and Information Science, vol 6. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-89985-3_11

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-89985-3_11

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-89984-6

  • Online ISBN: 978-3-540-89985-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics