Abstract
The delay of a circuit implemented in a Lookup table (LUT) based Field-Programmable Gate Arrays (FPGAs) is a combination of routing delays, and logic block delays. However most of an FPGA’s area is devoted to programmable routing. When these blocks are replaced with logic clusters, the fraction of delay due to the cluster has significant impact on total delay. This paper investigates the impact of logic cluster size when the most favorable LUT size is achieved. As a result, fast and area efficient FPGA architecture can be proposed that can combine the logic blocks into logic clusters. In lookup table FPGA architecture, area and delay are the main factors to be tackled, the best value for each of the parameters depends on complex trade-offs. If an FPGA with smaller LUTs is constructed to minimize the area, the result is poor speed. On the other hand, if an FPGA includes larger LUTs, speed might increase but area is unnecessarily wasted. In this experimental work 20 benchmark circuits were tested to calculate the delay and area metric. Results show increasing logic cluster size has no more effect on delay as well as area, when suitable optimal values of lookup table size (LUT) are established.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Brown, S., Francis, R., Rose, J., Vranesic, Z.: Field Programmable Gate Arrays. Kluwer Academic Publishers, Dordrecht (1992)
Xilinx Press Release # 0766, Xilinx Easy Path Solutions (2005)
Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Tool for FPGA Research. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol. 1304, pp. 213–222. Springer, Heidelberg (1997)
Krishnamoorthy, S., Swaminathan, S., Tessier, R.: Technology Mapping Algorithms for Hybrid FPGAs Containing Lookup Tables and PLAs. IEEE Trans. on Computer-Aided Design (2003)
Dayo, K.R., Rajput, A.Q.K., Chowdhry, B.S.: Analysis and Comparison of Synthesizing Algorithms for Area and Delay Minimization in FPGA Architecture. Mehran University Research Journal of Engineering & Technology 25(4) (2006)
Dayo, K.R., Rajput, A.Q.K., Chowdhry, B.S., Siyal, M.Y.: Investigating the Synthesis Algorithms for Area and Delay Minimization in FPGA Design. IEEEP 46-47, 29–35 (2005)
Ohba, N., Takano, K.: An SoC Design Methodology using FPGAs and Embedded Microprocessors. In: Proceedings of the 41st annual Conference on Design Automation, San Diego, CA, USA (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dayo, K., Rajput, A.Q.K., Chowdhry, B.S., Chowdhry, N. (2008). Impact of Cluster Size on Efficient LUT-FPGA Architecture for Best Area and Delay Trade-Off. In: Hussain, D.M.A., Rajput, A.Q.K., Chowdhry, B.S., Gee, Q. (eds) Wireless Networks, Information Processing and Systems. IMTIC 2008. Communications in Computer and Information Science, vol 20. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-89853-5_26
Download citation
DOI: https://doi.org/10.1007/978-3-540-89853-5_26
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-89852-8
Online ISBN: 978-3-540-89853-5
eBook Packages: Computer ScienceComputer Science (R0)