Abstract
Cache affinity between a process and a processor is observed when the processor cache has accumulated some amount of the process state, i.e., data or instructions. Cache affinity is exploited by OS schedulers: they tend to reschedule processes to run on a recently used processor. On conventional (unicore) multiprocessor systems, exploitation of cache affinity improves performance. It is not yet known, however, whether similar performance improvements would be observed on multicore processors. Understanding these effects is crucial for design of efficient multicore scheduling algorithms. Our study analyzes performance effects of cache affinity exploitation on multicore processors. We find that performance improvements on multicoreuniprocessors are not significant. At the same time, performance improvements on multicore multiprocessors are rather pronounced.
Chapter PDF
Similar content being viewed by others
References
SPEC CPU, web site (2000), http://www.spec.org
Becchi, M., Crowley, P.: Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures. In: Proceedings of the Conference on Computing Frontiers (2006)
Constantinou, T., Sazeides, Y., Michaud, P., Fetis, D., Seznec, A.: Performance Implications of Single Thread Migration on a Chip MultiCore. In: Proceedings of the Workshop on Design, Architecture and Simulation of Chip Multi-Processors (2005)
Coskun, A., Rosing, T.: Temperature aware task scheduling in MPSoCs. In: Proceedings of the DATE (2007)
Doucette, D., Fedorova, A.: Base Vectors: A Potential Technique for Microarchitectural Classification of Applications. In: Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), in conjunction with ISCA-34 (2007)
Fedorova, A., Vengerov, D., Doucette, D.: Operating System Scheduling On Heterogeneous Multicore Systems. In: Proceedings of the PACT 2007 Workshop on Operating System Support for Heterogeneous Multicore Architectures (2007)
Kongetira, P.: A 32-way Multithreaded SPARC(R) Processor. In: Proceedings of the 16th Symposium On High Performance Chips (HOTCHIPS) (2004)
Kumar, R., Farkas, K., Jouppi, N., Parthasarathy, R., Tullsen, D.M.: Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In: Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture (2003)
Kumar, R., Tullsen, D.M., Ranganathan, P., Jouppi, N., Farkas, K.: Single-ISA Heterogeneous Multicore Architectures for Multithreaded Workload Performance. In: Proceedings of the 31st Annual International Symposium on Computer Architecture (2004)
Marr, D.T., Binns, F., Hill, D.L., Hinton, G., Koufaty, D.A., Miller, J.A., Upton, M.: Hyper-threading Technology Architecture and Microarchitecture. Intel Technical Journal 6(1), 4–15 (2002)
McDougall, R., Mauro, J.: SolarisTM Internals: Solaris 10 and OpenSolaris Kernel Architecture. Prentice Hall, Englewood Cliffs (2006)
Powell, M.D., Gomaa, M., Vijaykumar, T.N.: Heat-and-Run: Leveraging SMT and CMP to Manage Power Density Through the Operating System. In: Proceedings of the ASPLOS (2004)
Snavely, A., Tullsen, D.M.: Symbiotic Jobscheduling for a Simultaneous Multithreaded Processor. In: Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (2000)
Torrellas, J., Tucker, A., Gupta, A.: Evaluating the Performance of Cache-Affinity Scheduling in Shared-Memory Multiprocessors. Journal Of Parallel and Distributed Computing 24, 139–151 (1995)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kazempour, V., Fedorova, A., Alagheband, P. (2008). Performance Implications of Cache Affinity on Multicore Processors. In: Luque, E., Margalef, T., Benítez, D. (eds) Euro-Par 2008 – Parallel Processing. Euro-Par 2008. Lecture Notes in Computer Science, vol 5168. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-85451-7_17
Download citation
DOI: https://doi.org/10.1007/978-3-540-85451-7_17
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-85450-0
Online ISBN: 978-3-540-85451-7
eBook Packages: Computer ScienceComputer Science (R0)