Advertisement

An FPGA Configuration Scheme for Bitstream Protection

  • Masaki Nakanishi
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4943)

Abstract

FPGAs are widely used recently, and security on configuration bitstreams is of concern to both users and suppliers of configuration bitstreams (e.g., intellectual property vendors). In order to protect configuration bitstreams against the threats such as FPGA viruses, piracy and reverse engineering, configuration bitstreams need to be encrypted and authenticated before loaded into FPGAs. In this paper, we propose a new FPGA configuration scheme that can authenticate and/or decrypt a bitstream. The proposed scheme has flexibility in choosing authentication and/or decryption algorithms and causes only a small area overhead since it utilizes programmable logic blocks to implement authentication and/or decryption circuits.

Keywords

FPGA configuration bitstream protection bitstream encryption bitstream authentication 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Altera Corp., http://www.altera.com/
  2. 2.
    Bossuet, L., Gogniat, G., Burleson, W.: Dynamically configurable security for SRAM FPGA bitstreams. International Journal of Embedded Systems 2(1/2), 73–85 (2006)CrossRefGoogle Scholar
  3. 3.
    Drimer, S.: Authentication of FPGA Bitstreams: why and how. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARCS 2007. LNCS, vol. 4419, pp. 73–84. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  4. 4.
    Hadžić, I., Udani, S., Smith, J.M.: FPGA viruses. In: Lysaght, P., Irvine, J., Hartenstein, R.W. (eds.) FPL 1999. LNCS, vol. 1673, pp. 291–300. Springer, Heidelberg (1999)Google Scholar
  5. 5.
    Kean, T.: Secure configuration of field programmable gate arrays. In: Proc. of 9th IEEE Symposium on Field Programmable Custom Computing Machines (FCCM2001), pp. 259–260 (2001)Google Scholar
  6. 6.
    Kean, T.: Secure configuration of field programmable gate arrays. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, Springer, Heidelberg (2001)CrossRefGoogle Scholar
  7. 7.
    Parelkar, M.M., Gaj, K.: Implementation of EAX mode of operation for FPGA bitstream encryption and authentication. In: Proc. of IEEE International Conference on Field-Programmable Technology, pp. 335–336 (2005)Google Scholar
  8. 8.

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • Masaki Nakanishi
    • 1
  1. 1.Graduate School of Information ScienceNara Institute of Science and Technology, TakayamaIkomaJapan

Personalised recommendations