A Networked, Lightweight and Partially Reconfigurable Platform

  • Pierre Bomel
  • Guy Gogniat
  • Jean-Philippe Diguet
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4943)


In this paper we present a networked lightweight and partially reconfigurable platform assisted by a remote bitstreams server. We propose a software and hardware architecture as well as a new data-link level network protocol implementation dedicated to dynamic and partial reconfiguration of FPGAs. It requires a network controller and much less external memories to store reconfiguration software, bitstreams and buffer pools used by standard communication protocols. Our measures, based on a real implementation, show that our system can download remote bistreams with a reconfiguration speed ten times faster than known solutions.


partial reconfiguration FPGA link layer bitstream server 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Hubner, M., Ullmann, M., Weissel, F., Becker, J.: Real-time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration. In: Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS 2004) (2004)Google Scholar
  2. 2.
    Blodget, B., McMillan, S., Lysaght, P.: A lightweight approach for embedded reconfiguration of fpgas. In: Proceedings of Design, Automation and Test in Europe (DATE 2003) (2003)Google Scholar
  3. 3.
    Claus, C., Zeppenfeld, J., Muller, F., Stechele, W.: Using Partial-Run-Time Reconfigurable Hardware to accelerate Video Processing in Driver Assistance System. DATE 2007Google Scholar
  4. 4.
    Web Server design using MicroBlaze Soft Processor, Xilinx, XAPP433 (October 2006)Google Scholar
  5. 5.
    Dunkels, A.: lwIP, Computer and Networks Architectures (CNA), Swedish Institute of Computer Science,
  6. 6.
    Lagger, A., Upegui, A., Sanchez, E.: Self-Reconfigurable Pervasive Platform For Cryptographic Application. In: Proceedings of International Conference on Field Programmable Logic and Applications (FPL 2006) (2006)Google Scholar
  7. 7.
    Williams, J., Bergmann, N.: Embedded Linux as a platform for dynamically self-reconfiguring systems-on-chip. In: Proceedings of the 2004 International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 2004) (2004) ISBN 1-932415-42-4Google Scholar
  8. 8.
    Huebner, M., Becker, T., Becker, J.: Real-Time LUT-based Network Topologies for Dynamic and Partial FPGA Self-Reconfiguration. In: 17th Symposium on Integrated Circuits and Systems Design (SBCCI 2004) (September 2004) Google Scholar
  9. 9.
    Bobda, C., Majer, M., Ahmadinia, A., Haller, T., Linarth, A., Teich, J.: The Erlangen Slot Machine: Increasing Flexibility in FPGA-Based Reconfigurable Platforms. Journal of VLSI Signal Processing Systems 47(1), 15–31 (2007)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • Pierre Bomel
    • 1
  • Guy Gogniat
    • 1
  • Jean-Philippe Diguet
    • 1
  1. 1.LESTERUniversité de Bretagne SudLorientFrance

Personalised recommendations