Advertisement

Data Reallocation by Exploiting FPGA Configuration Mechanisms

  • Oliver Sander
  • Lars Braun
  • Michael Hübner
  • Jürgen Becker
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4943)

Abstract

Xilinx Virtex and Spartan FPGAs offer the possibility of dynamic and partial reconfiguration. This feature can be used in self-adaptive systems for providing the possibility to meet application requirements by exchanging parts of the hardware while other parts stay operative. The designer has to pay special attention to the communication wires connecting and crossing the reconfigurable areas. Module interfacing is still relatively complex, resource consuming and inflexible especially when regarding 2-dimensional reconfiguration approaches. In this paper a method is exploitet that overcomes these limitations achieved by using the reconfiguration interface not only for device configuration but also for data transfer between modules. In this paper we describe the approach in detail and present first implementation results.

Keywords

Partial Reconfiguration Virtual Hardware Field Programmable Logic Virtual File System Time Critical Data 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [BHB+07]
    Braun, L., Huebner, M., Becker, J., Perschke, T., Schatz, V., Bach, S.: Circuit switched run-time adaptive network-on-chip for image processing applications. In: Hubner, M. (ed.) Proc. International Conference on Field Programmable Logic and Applications FPL 2007, pp. 688–691 (2007)Google Scholar
  2. [BML03]
    Blodget, B., McMillan, S., Lysaght, P.: A lightweight approach for embedded reconfiguration of fpgas. In: Proc. Design, Automation and Test in Europe Conference and Exhibition, pp. 399–400 (2003)Google Scholar
  3. [Bre96]
    Brebner, G.: A virtual hardware operating system for the xilinx xc6200. In: Glesner, M., Hartenstein, R.W. (eds.) FPL 1996. LNCS, vol. 1142, Springer, Heidelberg (1996)Google Scholar
  4. [Bre97]
    Brebner, G.: The swappable logic unit: a paradigm for virtual hardware. In Proc. 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines 16–18, pp. 77–86, (April 1997)CrossRefGoogle Scholar
  5. [Don98]
    Donlin, A.: Self modifying circuitry - a platform for tractable virtual circuitry. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol. 1482, pp. 199–208. Springer, Heidelberg (1998)CrossRefGoogle Scholar
  6. [ea03]
    Blodget, B., et al.: A self-reconfiguring platform. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, Springer, Heidelberg (2003)Google Scholar
  7. [ea04]
    Donlin, A., et al.: A virtual file system for dynamically reconfigurable fpgas. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, Springer, Heidelberg (2004)Google Scholar
  8. [ea05]
    Becker, J., et al.: Automotive control unit optimisation perspectives: Body functions on-demand by dynamic reconfiguration. In: Date2005, Munich, Germany (2005)Google Scholar
  9. [GB98]
    Donlin, A., Brebner, G.: Runtime reconfigurable computing. In: IPPS/SPDP (1998)Google Scholar
  10. [JB06]
    Huebner, M., Becker, J.: Run-time reconfigurabilility and other future trends. In: SBCCI 2006, Brazil (2006)Google Scholar
  11. [MH06]
    Becker, J., Huebner, M.: Exploiting dynamic and partial reconfiguration for fpgas - toolflow, architecture and system integration. In: SBCCI2006, Brazil (2006)Google Scholar
  12. [PL93]
    Dunlop, J., Lysaght, P.: Dynamic reconfiguration of field programmable gate arrays. In: Grünbacher, H., Hartenstein, R.W. (eds.) FPL 1993. LNCS, vol. 704, Springer, Heidelberg (1993)Google Scholar
  13. [Xil05a]
    Xilinx. Virtex-ii platform fpga user guide, ug002 (v2.0) (March 23, 2005)Google Scholar
  14. [Xil05b]
    Xilinx. Virtex-ii pro and virtex-ii pro x fpga user guide, ug012 (v4.0) (March 2005)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • Oliver Sander
    • 1
  • Lars Braun
    • 1
  • Michael Hübner
    • 1
  • Jürgen Becker
    • 1
  1. 1.ITIV - Universitaet Karlsruhe (TH) 

Personalised recommendations