Advertisement

PARO: Synthesis of Hardware Accelerators for Multi-dimensional Dataflow-Intensive Applications

  • Frank Hannig
  • Holger Ruckdeschel
  • Hritam Dutta
  • Jürgen Teich
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4943)

Abstract

In this paper, we present the PARO design tool for the automated hardware synthesis of massively parallel embedded architectures for given dataflow dominant applications. Key features of PARO are: (1) The design entry in form of a compact and intuitive functional programming language which allows highly parallel implementations. (2) Advanced partitioning techniques are applied in order to balance the trade-offs in cost and performance along with requisite throughputs. This is obtained by distributing computations onto an array of tightly coupled processor elements. (3) We demonstrate the performance of the FPGA synthesized hardware with several selected algorithms from different benchmarks.

Keywords

Iteration Point Processor Array Loop Body Hardware Accelerator Processor Element 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Dutta, H., Hannig, F., Ruckdeschel, H., Teich, J.: Efficient Control Generation for Mapping Nested Loop Programs onto Processor Arrays. Journal of Systems Architecture 53(5–6), 300–309 (2007)CrossRefGoogle Scholar
  2. 2.
    Dutta, H., Hannig, F., Teich, J.: Hierarchical Partitioning for Piecewise Linear Algorithms. In: Proceedings of the 5th International Conference on Parallel Computing in Electrical Engineering (PARELEC), Bialystok, Poland, September 2006, pp. 153–160 (2006)Google Scholar
  3. 3.
    Dutta, H., Hannig, F., Teich, J., Heigl, B., Hornegger, H.: A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing. In: Proceedings of IEEE 17th International Conference on Application-specific Systems, Architectures, and Processors (ASAP), Steamboat Springs, CO, USA, pp. 331–337 (September 2006)Google Scholar
  4. 4.
    Forte Design Systems, http://www.forteds.com
  5. 5.
    Guillou, A., Quinton, P., Risset, T.: Hardware Synthesis for Multi-Dimensional Time. In: Proceedings of IEEE 14th International Conference on Application-specific Systems, Architectures, and Processors (ASAP), pp. 40–50, The Hague, The Netherlands (June 2003)Google Scholar
  6. 6.
    Gupta, S., Dutt, N., Gupta, R., Nicolau, A.: SPARK: A High-Level Synthesis Framework for Applying Parallelizing Compiler Transformations. In: Proceedings of the 16th International Conference on VLSI Design, pp. 461–466 (January 2003)Google Scholar
  7. 7.
    Hannig, F., Teich, J.: Resource Constrained and Speculative Scheduling of an Algorithm Class with Run-Time Dependent Conditionals. In: Proceedings of the 15th IEEE International Conference on Application-specific Systems, Architectures, and Processors (ASAP), Galveston, TX, USA, pp. 17–27 (September 2004)Google Scholar
  8. 8.
    Lee, C., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems. In: International Symposium on Microarchitecture, pp. 330–335 (1997)Google Scholar
  9. 9.
    Mentor Graphics Corp, http://www.mentor.com
  10. 10.
    Ruckdeschel, H., Dutta, H., Hannig, F., Teich, J.: Automatic FIR Filter Generation for FPGAs. In: Hämäläinen, T.D., Pimentel, A.D., Takala, J., Vassiliadis, S. (eds.) SAMOS 2005. LNCS, vol. 3553, pp. 51–61. Springer, Heidelberg (2005)Google Scholar
  11. 11.
    Synfora, Inc., http://www.synfora.com
  12. 12.
    Teich, J., Thiele, L., Zhang, L.: Scheduling of Partitioned Regular Algorithms on Processor Arrays with Constrained Resources. J. of VLSI Signal Processing 17(1), 5–20 (1997)zbMATHCrossRefGoogle Scholar
  13. 13.
    Thompson, S.: Haskell: The Craft of Functional Programming. Addison Wesley, Reading (1999)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • Frank Hannig
    • 1
  • Holger Ruckdeschel
    • 1
  • Hritam Dutta
    • 1
  • Jürgen Teich
    • 1
  1. 1.Hardware/Software Co-Design, Department of Computer ScienceUniversity of Erlangen-NurembergGermany

Personalised recommendations