Advertisement

Multiplier-Based Double Precision Floating Point Divider According to the IEEE-754 Standard

  • Vítor Silva
  • Rui Duarte
  • Mário Véstias
  • Horácio Neto
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4943)

Abstract

This paper describes the design and implementation of a unit to calculate the significand of a double precision floating point divider according to the IEEE-754 standard. Instead of the usual digit recurrence techniques, such as SRT-2 and SRT-4, it uses an iterative technique based on the Goldsmith algorithm. As multiplication is the main operation of this algorithm, its implementation is able to take advantage of the efficiency of the embedded multipliers available in the FPGAs. The results obtained indicate that the multiplier-based iterative algorithms can achieve better performance than the alternative digit recurrence algorithms, at the cost of some area overhead.

Keywords

Word Length Polynomial Approximation LookUp Table Double Precision Area Overhead 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Wang, X., Leeser, M.: Variable Precision Floating Point Division and Square Root. In: 8th Annual High Performance Embedded Computing Workshop (October 2004)Google Scholar
  2. 2.
    Lienhart, G., Kugel, A., Manner, R.: Using floating-point arithmetic on FPGAs to accelerate scientific N-body simulations. In: FCCM 2002 (April 2002), pp. 182–191Google Scholar
  3. 3.
    Liang, J., Tessier, R., Mencer, O.: Floating point unit generation and evaluation for FPGAs. In: FCCM 2003 (April 2003)Google Scholar
  4. 4.
    Daga, V., Govindu, G., Prasanna, V.K., Gangadharpalli, S., Sridhar, V.: Floating-point based block LU decomposition on FPGAs. In: ERSA 2004(June 2004)Google Scholar
  5. 5.
    Muller, J.-M.: Partially rounded. Small-Order Approximations for Accurate Hardware-Oriented, Table-Based Methods, Reserach Report 4593, INRIA (2002)Google Scholar
  6. 6.
    Piñeiro, J.A., Bruguera, J.D.: High-Speed Double-Precision Computation of Reciprocation and Division. In: DCIS 2001 (November 2001)Google Scholar
  7. 7.
    Piñeiro, J.A., Bruguera, J.D., Muller, J.M.: Faithful Powering Computation Using Table Look-Up and a Fused Accumulation Tree. In: ARITH 2001 (June 2001)Google Scholar
  8. 8.
    Stuart, F.: Oberman and Michael J. Flyn, Fast IEEE rounding for division by functional iteration, TR CSL-TR-96-700, DEECS, Stanford University (1996)Google Scholar
  9. 9.
    Underwood, K.: FPGA vs. CPUs: Trends in Peak Floating Point Performance. In: FPGA 2004 (February 2004)Google Scholar
  10. 10.
    Govindu, G., Scrofano, R., Prasanna, V.: A Library of Parameterizable Floating-Point Cores for FPGAs and Their Application to Scientific Computing. In: ERSA 2005 (June 2005)Google Scholar
  11. 11.
  12. 12.
  13. 13.
    ADM-XRC-II Reconfigurable Computer Documentation, Alpha-Data (2002), http://www.alphadata.com/adm-xrc-ii.html

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • Vítor Silva
    • 1
  • Rui Duarte
    • 1
  • Mário Véstias
    • 2
  • Horácio Neto
    • 1
  1. 1.INESC-ID/IST/UTLTechnical University of LisbonPortugal
  2. 2.INESC-ID/ISEL/IPLPolytechnic Institute of LisbonPortugal

Personalised recommendations