Abstract
A polymorphic implementation of the DES algorithm is presented. The polymorphic approach allows for a very fast integration of the DES hardware in existing software implementations, significantly reducing the time to marked and the development costs associated with hardware integration. The tradeoff between implementing the DES SBOXs in LUT or in BRAMs is the focus of the study presented in this paper. The FPGA implementation results suggest LUT reduction in the order of 100 slices (approximately 37%) for the full DES core, at the expense of 4 embedded memory blocks (BRAM). Even with this delay increase, the usage of BRAMs allows for an improvement of the Throughput per Slice ratio of 20%. The proposed computational structure has been implemented on a Xilinx VIRTEX II Pro (XC2VP30) prototyping device, requiring approximately 2% of the device resources. Experimental results, at an operating frequency of 100 MHz, suggest for the proposed polymorphic implementation a throughput of 400 Mbit/s for DES and 133 for 3DES. When compared with the software implementation of the DES algorithm, a speed up of 200 times can be archived for the kernel computation.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
NIST, Data encryption standard (DES), FIPS 46-2 ed, tech. rep., National Institute of Standards and Technology (December 1993)
NIST, Data encryption standard (DES), FIPS 46-3 ed, tech. rep., National Institute of Standards and Technology (1998)
Shannon, C.E.: Communication theory of secrecy systems. Bell Systen Technicl Journal 28, 656–715 (1949)
Vassiliadis, S., Wong, S., Gaydadjiev, G.N., Bertels, K., Kuzmanov, G., Panainte, E.M.: The Molen polymorphic processor. In: IEEE Transactions on Computers, pp. 1363–1375 (November 2004)
Vassiliadis, S., Wong, S., Cotofana, S.D.: The Molen ρμ-coded Processor. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 275–285. Springer, Heidelberg (2001)
Wee, C.M., Sutton, P.R., Bergmann, N.W.: An FPGA network architecture for accelerating 3DES –CBC. In: International Conference on Field Programmable Logic and Applications, pp. 654–657 (August 2005)
Rouvroy, G., Standaert, F.-X., Quisquater, J.-J., Legat, J.-D.: Design strategies and modified descriptions to optimize cipher FPGA implementations: fast and compact results for DES and triple-DES. In: FPGA 2003: Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, pp. 247–247. ACM Press, New York (2003)
CAST, DES Cryptoprocessor Core – XILINX FPGA Results, http://www.cast-inc.com/ (2007)
Kocher, P., Jaffe, J., Jun, B.: Introduction to differential power analysis and related attacks, http://www.cryptography.com/dpa/technical (1998)
Akkar, M.-L., Goubin, L.: A generic protection against high-order differential power analysis. In: Johansson, T. (ed.) FSE 2003. LNCS, vol. 2887, pp. 192–205. Springer, Heidelberg (2003)
Goubin, L., Patarin, J.: DES and differential power analysis (the ”duplication” method). In: Koç, Ç.K., Paar, C. (eds.) CHES 1999. LNCS, vol. 1717, pp. 158–172. Springer, Heidelberg (1999)
Akkar, M.-L., Giraud, C.: An implementation of DES and AES, secure against some attacks. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 309–318. Springer, Heidelberg (2001)
Chodowiec, P., Gaj, K., Bellows, P., Schott, B.: Experimental testing of the gigabit IPSec-compliant implementations of rijndael and triple DES using SLAAC-1V FPGA accelerator board. In: Davida, G.I., Frankel, Y. (eds.) ISC 2001. LNCS, vol. 2200, pp. 220–234. Springer, Heidelberg (2001)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chaves, R., Donchev, B., Kuzmanov, G., Sousa, L., Vassiliadis, S. (2008). BRAM-LUT Tradeoff on a Polymorphic DES Design. In: Stenström, P., Dubois, M., Katevenis, M., Gupta, R., Ungerer, T. (eds) High Performance Embedded Architectures and Compilers. HiPEAC 2008. Lecture Notes in Computer Science, vol 4917. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-77560-7_5
Download citation
DOI: https://doi.org/10.1007/978-3-540-77560-7_5
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-77559-1
Online ISBN: 978-3-540-77560-7
eBook Packages: Computer ScienceComputer Science (R0)