Abstract
In this paper we present a distributed Hardware-in-the-Loop (HiL) simulation approach that supports the verification and validation activities in an integrated architecture as recently developed in DECOS (Dependable Embedded COmponents and Systems), an integrated project within the Sixth Framework Programme of the European Commission. Focusing on the interconnection between the simulated environment and the ISUT, our approach involves the concept of a (SVT) that replaces the physical transducers of the ISUT without a probe effect on the ISUT. Our approach enables a complexity reduction for setting up an HiL simulation and supports a well-designed scalable interface to an integrated architecture. Furthermore, we support non-intrusive, deterministic interaction between the environment simulation system and the ISUT in order to guarantee reproducible test-runs. We show an exemplary application of the proposed concept by tailoring the generic components of the proposed simulation approach to an automotive park assistant system.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Obermaisser, R., Peti, P., Huber, B., El Salloum, C.: DECOS: An integrated time-triggered architecture. e&i journal (Journal of the Austrian professional institution for electrical and information engineering)Â 3 (March 2006)
AUTOSAR GbR. AUTOSAR - Technical Overview V2.0.1 (June 2006)
Aeronautical Radio Incorporated (ARINC), Annapolis, MD, USA. ARINC Specification 651: Design Guide for Integrated Modular Avionics (November 1991)
National Instruments Corporation. LabVIEW FPGA in hardware-in-the-loop simulation applications (July 2003)
Wu, X., Lentijo, S., Deshmuk, A., Monti, A., Ponci, F.: Design and implementation of a power-hardware-in-the-loop interface: a nonlinear load case study. In: Applied Power Electronics Conference and Exposition (APEC) 2005, pp. 1332–1338. IEEE Computer Society Press, Los Alamitos (2005)
Schlager, M., Elmenreich, W., Wenzel, I.: Interface design for hardware-in-the-loop simulation. In: Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE 2006), Montréal, Canada, pp. 1554–1559 (July 2006)
Schütz, W.: Testing distributed real-time systems: An overview. Research Report 12/1995, Technische Universität Wien, Institut für Technische Informatik, Treitlstr. 1-3/182-1, 1040 Vienna, Austria (1995)
Fleisch, W., Ringle, T., Belschner, R.: Simulation of application software for a TTP real-time subsystem. In: European Simulation Multiconference (ESM), Istanbul, Turkey (June 1997)
Galla, T.: Cluster Simulation in Time-Triggered Real-Time Systems. PhD thesis, Technische Universität Wien, Institut für Technische Informatik, Treitlstr. 3/3/182-1, 1040 Vienna, Austria (1999)
Schlager, M.: A simulation architecture for time-triggered transducer networks. In: Proceedings of the First Workshop on Intelligent Solutions for Embedded Systems (WISES 2003), Vienna, Austria, pp. 39–49 (June 2003)
Papp, Z., Dorrepaal, M., Verburg, D.J.: Distributed hardware-in-the-loop simulator for autonomous continuous dynamical systems with spatially constrained interactions. In: Proceedings of the IEEE International Parallel and Distributed Processing Symposium, Nice, France (April 2003)
Li, Z., Kyte, M., Johnson, B.: Hardware-in-the-loop real-time simulation interface software design. In: Proceedings of the IEEE Intelligent Transportation Systems Conference, Washington, D.C., USA, pp. 1012–1017 (October 2004)
Altera Corporation. DSP Builder - user guide (April 2006), Available at www.altera.com
Burns, D.J., Rodriguez, A.A.: Hardware-in-the-loop control system development using MATLAB and xPC. Report, Department of Electrical Engineering, Center for System Science and Engineering, Arizona State University (May 2002)
Applied Dynamics International. Distributed HIL simulation (2005), Available at www.adi.com
TTTech Computertechnik AG, Schönbrunner Strasse 7, A-1040 Vienna, Austria. Time-Triggered Protocol TTP/C - High Level Specification Document (July 2002)
FlexRay Consortium. BMW AG, DaimlerChrysler AG, General Motors Corporation, Freescale GmbH, Philips GmbH, Robert Bosch GmbH, and Volkswagen AG. FlexRay Communications System Protocol Specification 2.1 (May 2005)
Suri, N., Walter, C.J., Hugue, M.M.: Advances In Ultra-Dependable Distributed Systems. ch. 1. IEEE Computer Society Press, Los Alamitos (1995)
Schlager, M., Herzner, W., Wolf, A., Gründonner, O., Rosenblattl, M., Erkinger, E.: Encapsulating application subsystems using the DECOS core OS. In: Górski, J. (ed.) SAFECOMP 2006. LNCS, vol. 4166, pp. 386–397. Springer, Heidelberg (2006)
Huber, B., Peti, P., Obermaisser, R., El Salloum, C.: Using RTAI/LXRT for partitioning in a prototype implementation of the DECOS architecture. In: Proc. of the Third Int. Workshop on Intelligent Solutions in Embedded Systems (2005)
Rushby, J.: An overview of formal verification for the time-triggered architecture. In: Damm, W., Olderog, E.-R. (eds.) FTRTFT 2002. LNCS, vol. 2469, pp. 83–105. Springer, Heidelberg (2002)
Ademaj, A., Sivencrona, H., Bauer, G., Torin, J.: Evaluation of fault handling of the time-triggered architecture with bus and star topology. In: Proc. of Int. Conference on Dependable Systems and Networks, pp. 123–132 (2003)
Kopetz, H., Fuchs, E., Millinger, D., Nossa, R.: An interface as a design object. In: 2nd IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 1999), 2-5 May 1999, IEEE Computer Society Press, Los Alamitos (1999)
OMG. Smart Transducers Interface. Specification ptc/2002-05-01, Object Management Group, (May 2002). Available at http://www.omg.org/ .
Kopetz, H., Holzmann, M., Elmenreich, W.: A universal smart transducer interface: TTP/A. International Journal of Computer System Science & Engineering 16(2), 71–77 (2001)
Wirz, B.: Technical specifications for 600 series instrument grade electrostatic transducer (1997), Available at controls.ae.gatech.edu/gtar/electronics/6500.pdf
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 IFIP International Federation for Information Processing
About this paper
Cite this paper
Schlager, M., Obermaisser, R., Elmenreich, W. (2007). A Framework for Hardware-in-the-Loop Testing of an Integrated Architecture. In: Obermaisser, R., Nah, Y., Puschner, P., Rammig, F.J. (eds) Software Technologies for Embedded and Ubiquitous Systems. SEUS 2007. Lecture Notes in Computer Science, vol 4761. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-75664-4_16
Download citation
DOI: https://doi.org/10.1007/978-3-540-75664-4_16
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-75663-7
Online ISBN: 978-3-540-75664-4
eBook Packages: Computer ScienceComputer Science (R0)