Abstract
Network-on-chip (NoC) is being proposed as a scalable and reusable communication platform for future SoC applications. The NoC, somewhat, resembles the parallel computer network. However, the NoC design highly requires the certain satisfaction of latency, power consumption, and area constraints. The latency of the network relates much to throughput and power consumption. Moreover, the IPs and the network are heterogeneous. Hence, a certain mapping of IPs onto a certain architecture produces a certain value of network latency as well as power consumption. The change of mapping scheme leads to a significant change of the values of these constraints. The fact that if we want to maximize the system’s throughput, the network latency also increases and if we minimize the network latency, the trade off is that the throughput will decrease. In this paper, we present an mapping scheme that does compromise between throughput maximization and latency minimization. This sub-optimal mapping is found using the spanning tree searching algorithm. The experiment architecture using here is Mesh based topology. We use NS2 to simulate and calculate the system throughput and system power consumption is calculated using Orion model.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Guerrier, P., et al.: A generic architecture for on-chip packet-switched interconnection. Design Automation and Test in Europe, 250–256 (August 2000)
Horowitz, M.A., et al.: The future of wires. Proceeding of IEEE 89(4), 490–504 (2001)
Benini, L., et al.: Networks On Chips: A new SoC paradigm. IEEE computer (January 2002)
Kumar, S., et al.: A network on chip architecture and design methodology. In: Proc. Symposium on VLSI, pp. 105–112 (April 2002)
Van der Tol, E.B., et al.: Mapping of MPEG-4 Decoding on a Flexible Architecture Platform. SPIE, 1–13 (January 2002)
Hu, J., et al.: Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans. on CAD of Integrated Circuits and Systems 24(4) (April 2005)
Murali, S., et al.: Bandwidth-constrained mapping of cores onto NoC architectures. In: Proc. DATE (2004)
Murali, S., et al.: SUNMAP: A tool for automatic topology selection and generation for NoCs. In: Proc. DAC (2004)
Wang, H., et al.: Orion: a power-performance simulator for interconnection networks. In: Proc. Intl. Symp. on Microarchitecture, pp. 294–305 (November 2002)
Pande, P.P., et al.: Design, Synthesis, and Test of Network on Chips. Design and Test of Computer 22(5), 404–413 (2005)
Nurmi, J.: Network-on-Chip: A New Paradigm for System-on-Chip Design. SoC05, 2–6 (November 2005)
Ngo, V.-D., et al.: Designing On-chip Network based on Optimal latency Criteria. In: Yang, L.T., Zhou, X.-s., Zhao, W., Wu, Z., Zhu, Y., Lin, M. (eds.) ICESS 2005. LNCS, vol. 3820, pp. 287–298. Springer, Heidelberg (2005)
Ngo, V.-D., et al.: The Optimum Network on Chip Architectures for Video Object Plane Decoder Design. In: Guo, M., Yang, L.T., Di Martino, B., Zima, H.P., Dongarra, J., Tang, F. (eds.) ISPA 2006. LNCS, vol. 4330, pp. 75–85. Springer, Heidelberg (2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nguyen, HN., Ngo, VD., Bae, Y., Cho, H., Choi, HW. (2007). An QoS Aware Mapping of Cores Onto NoC Architectures. In: Stojmenovic, I., Thulasiram, R.K., Yang, L.T., Jia, W., Guo, M., de Mello, R.F. (eds) Parallel and Distributed Processing and Applications. ISPA 2007. Lecture Notes in Computer Science, vol 4742. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74742-0_27
Download citation
DOI: https://doi.org/10.1007/978-3-540-74742-0_27
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74741-3
Online ISBN: 978-3-540-74742-0
eBook Packages: Computer ScienceComputer Science (R0)