FPGA-Based Genetic Algorithm Kernel Design

  • Xunying Zhang
  • Chen Shi
  • Fei Hui
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4684)


Research in Evolutionary Computation has switched some of its focus to applications in Electrical Engineering problems, leading to the field of study called Evolvable Hardware (EHW). The final goal is the creation of complete evolvable hardware systems that can adapt to changing environments and increase system performance during operation. To accomplish this task, there are three main components in this system: Genetic Algorithm, response evaluation and configurable hardware. Though the interpretation of the binary chromosome will vary from one optimization problem to another, the manipulation of the chromosomes using reproduction operators such as crossover and mutation will stay consistent. In this paper, we design a hardware-based architecture to perform the Genetic Algorithm in this system, called FPGA-based Genetic Algorithm Kernel. This modular architecture of the Genetic Algorithm will ensure its ease for modifications and suitability for different applications.


EHW Genetic Algorithm Kernel Fitness Calculator FPGA 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Stoica, A.: Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space Systems. In: Proceedings of the 30th IEEE Symposium on multi-valued logic, May 23-25, 2000, IEEE Press, Portland, USA (2000)Google Scholar
  2. 2.
    Thompson, A., Layzell, P., Zebulum, R.: Explorations in Design Space: Unconventional Electronics Design Through Artificial Evolution. IEEE Transactions On Evolutionary Computation 3(3), 167–196 (1999)CrossRefGoogle Scholar
  3. 3.
    Azzini, A., Betoni, M., Liberali, V., Rossi, R., Tetamanzi, A.: Evolutionary Design and FPGA Implementation of Digital Ffilters. In: VLSI Circuits and Systems – Proc. SPIE, May 2003, Maspalomas, Spain, vol. 5117, pp. 485–496 (2003)Google Scholar
  4. 4.
    Garis, H.: Evolvable Hardware: The Genetic Programming of Drawing Machines[C]. In: Proc. of Int. Conf, on Artificial Neural Nets and Genetic Algorithms, pp. 441–449 (1993)Google Scholar
  5. 5.
    Higuichi, T.: Evolvable Hardware at Function Level[C]. In: ICES 1997. Proc. l997 IEEE Int. Conf Evolutionary Computation, pp. 187–192 (1997)Google Scholar
  6. 6.
    Torresen, J.: A Divide-and Conquer Approach to Evolvable Hardware[C]. In: Sipper, M., Mange, D., Pérez-Uribe, A. (eds.) ICES 1998. LNCS, vol. 1478, pp. 57–65. Springer, Heidelberg (1998)CrossRefGoogle Scholar
  7. 7.
    Miller, J.F., Thompson, A., Thompson, P., Fogarty, T.C. (eds.): ICES 2000. LNCS, vol. 1801. Springer, Heidelberg (2000)Google Scholar
  8. 8.
    Torresen, J.: A Scalable Approach to Evolvable Hardware. In: Banzhaf, W. (ed.) Genetic Programming and Evolvable Machines, vol. 3(3), pp. 259–283. Kluwer Academic Publishers, Dordrect, The Netherlands (2002)Google Scholar
  9. 9.
    IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language, IEEE Computer Society, IEEE Std 1364-1995, p. 47, section 5.4.1 - Determinism Google Scholar
  10. 10.
    Cummings, C.E.: Coding And Scripting Techniques For FSM Designs With Synthesis-Optimized, Glitch-Free Outputs. In: SNUG 2000 Boston (Synopsys Users Group Boston, MA, 2000) Proceedings (September 2000)Google Scholar
  11. 11.

Copyright information

© Springer-Verlag Berlin Heidelberg 2007

Authors and Affiliations

  • Xunying Zhang
    • 1
  • Chen Shi
    • 1
  • Fei Hui
    • 1
  1. 1.Xi’an Institute of Microelectronics Technology, 710054, Xi’an, ShaanxiChina

Personalised recommendations