Evolving and Analysing “Useful” Redundant Logic

  • Asbjoern Djupdal
  • Pauline C. Haddow
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4684)


Fault Tolerance is an increasing challenge for integrated circuits due to semiconductor technology scaling. This paper looks at how artificial evolution may be tuned to the creation of novel redundancy structures which may be applied to meet this challenge. An experimental setup and results for creating “useful” redundant structures is presented.


Truth Table Circuit Output Cartesian Genetic Programming Redundant Structure Functional Circuit 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    ITRS: Int. techn. roadmap for semiconductors. Technical report, ITRS (2005)Google Scholar
  2. 2.
    Xilinx: Xilinx virtex 5 overview,
  3. 3.
    Lala, P.K.: Self-Checking and Fault Tolerant Digital Design. Morgan Kaufmann Publishers, San Francisco (2001)Google Scholar
  4. 4.
    Eiben, A.E., Smith, J.E.: Introduction to Evolutionary Computing. Springer, Heidelberg (2003)zbMATHGoogle Scholar
  5. 5.
    Higuchi, T., Niwa, T., Tanaka, T., Iba, H., de Garis, H., Furuya, T.: Evolving hardware with genetic learning: a first step towards building a darwin machine. In: Proc. Int. Conf. From animals to animats: simulation of adaptive behavior, pp. 417–424 (1993)Google Scholar
  6. 6.
    Hemmi, H., Mizoguchi, J., Shimohara, K.: Development and evolution of hardware behaviors. In: Artificial Life IV: Proc. 4th Int. Workshop Synthesis Simulation Living Syst., pp. 371–376. MIT Press, Cambridge (1994)Google Scholar
  7. 7.
    Miller, J.F.: Evolving a self-repairing, self-regulating, french flag organism. In: Deb, K., et al. (eds.) GECCO 2004. LNCS, pp. 129–139. Springer, Heidelberg (2004)Google Scholar
  8. 8.
    Hartmann, M., Haddow, P.C.: Evolution of fault-tolerant and noise-robust digital designs. IEE Proc. - Computers and Digital Techniques 151(4), 287–294 (2004)CrossRefGoogle Scholar
  9. 9.
    Haddow, P.C., Hartmann, M., Djupdal, A.: Addressing the metric challange: Evolved versus traditional fault tolerant circuits. In: Adaptive Hardware and Systems (2007)Google Scholar
  10. 10.
    Djupdal, A., Haddow, P.C.: Evolving redundant structures for reliable circuits – lessons learned. In: Adaptive Hardware and Systems (2007)Google Scholar
  11. 11.
    Miller, J.F., Job, D., Vassilev, V.K.: Principles in the evolutionary design of digital circuits  part i. Journal of Genetic Programming and Evolvable Machines 1(1), 8–35 (2000)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2007

Authors and Affiliations

  • Asbjoern Djupdal
    • 1
  • Pauline C. Haddow
    • 1
  1. 1.CRAB Lab, Department of Computer and Information Science, Norwegian University of Science and Technology 

Personalised recommendations