CSP Transactors for Asynchronous Transaction Level Modeling and IP Reuse

  • Lilian Janin
  • Doug Edwards
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4707)


In synchronous circuit design, new levels of abstraction above RTL allow the designer to model, simulate, debug and explore various architectures more efficiently than before. These are known as transaction level modeling. The translation between signals at different levels of abstraction is performed by pieces of code called transactors, mainly for the purpose of simulation. This paper identifies a set of asynchronous abstractions suitable for asynchronous transaction level modeling. Based on these models, we show that asynchronous CSP-based transactors can bring many more benefits than their synchronous counterparts, while being simpler to describe. We show how they can be used to automatically generate complex SystemC templates and hardware-software links, and automatically build network-on-chip interfaces facilitating IP reuse in embedded systems. Tools were developed after the techniques described in this paper. They are used in a case study to describe an asynchronous IP from transaction levels to RTL, demonstrating the automatic generation of various complex parts of the design and the minimum amount of specifications required from the designer.


Abstraction Level Programmer View Transaction Level Modeling Handshake Protocol Test Harness 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Moore, S., Taylor, G., Robinson, P., Mullins, R.: Point to Point GALS Interconnect. In: Eighth International Symposium on Asynchronus Circuits and Systems (ASYNC’02) (2002)Google Scholar
  2. 2.
    Bainbridge, W.J., Furber, S.B.: CHAIN: A Delay Insensitive CHip Area INterconnect. IEEE Micro special issue on Design and Test of System on Chip 22(5), 16–23 (2002)Google Scholar
  3. 3.
    Parker, D.: Transactor generation using the CY language. SpiraTech LimitedGoogle Scholar
  4. 4.
  5. 5.
    Balarin, F., Passerone, R.: Functional Verification Methodology Based on Formal Interface Specification and Transactor Generation. Design, Automation and Test in Europe (2006)Google Scholar
  6. 6.
    Property Specification Language: Reference Manual,
  7. 7.
    Hoare, C.A.R.: Communicating sequential processes. Comms. of the ACM 21(8) (1978)Google Scholar
  8. 8.
    Renaudin, M., Rigaud, J.B., et al.: TAST CAD Tools. ASYNC’02 Tutorial (2002)Google Scholar
  9. 9.
    Edwards, D., Bardsley, A.: Balsa: An Asynchronous Hardware Synthesis Language. The Computer Journal 45(1), 12–18Google Scholar
  10. 10.
  11. 11.
    Open Core Protocol International Partnership,

Copyright information

© Springer-Verlag Berlin Heidelberg 2007

Authors and Affiliations

  • Lilian Janin
    • 1
  • Doug Edwards
    • 1
  1. 1.Advanced Processor Technologies GroupSchool of Computer Science, The University of ManchesterUK

Personalised recommendations