Abstract
This paper discusses a large number of logic circuit mapping methods for complex systems, focusing on network hardware system designs. This logic mapping technique enables significant logic simulation time savings by mapping identical logic processor modules. Under the logic mapping method which is called the time division multiplexing (TDM) logic mapping method, the speed of the required to simulate it is significantly reduced, compared with conventional mapping methods, when folding the identical modules into a single module copy is done at the hardware description language (HDL) level. In principle, this method can be applied to any type of a network design platform, e.g., communication data stream through physical channel (fiber optic line), video signal transfer logic display environment, etc. In this paper, we demonstrate this method using several configurations of the IBM Serial Link architecture.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Salapura, V., Georgiou, C.J., Nair, I.: An Efficient System-on-a-Chip Design Methodology for Networking Applications. In: International Conference on Compilers, Architectures and Synthesis of Embedded Systems (CASES04), Washington D.C. (September 2004)
Anderson, C.J., et al.: Physical Design of a Fourth-Generation (POWER GHz) Microprocessor. In: IEEE International Solid-State Circuits Conference, Digest of Technical Paper, pp. 232–233. IEEE Computer Society Press, Los Alamitos (2001)
Georgiou, C.J., Salapura, V., Denneau, M.: A Programmable Scalable Platform for Next Generation Networking, Network Processor Design: Issues and Practices, vol. 2, ch. 2, pp. 9–28. Morgan Kaufmann, San Francisco (2004)
Chen, M.K., et al.: Shangri-La: Achieving High Performance from Compiled Network Applications while Enabling Ease of Programming. In: PLDI05 (June 2005)
Georgiou, C.J., Salapura, V., Denneau, M.: A Programmable Scalable Platform for Next Generation Networking, Network Processor Design: Issues and Practices, vol. 2, ch. 2, pp. 9–28. Morgan Kaufmann, San Francisco (2004)
Jeong, T., Ambler, A.: Design Trade-offs and Power Reduction Techniques for High Performance Circuits and System. In: Gavrilova, M., Gervasi, O., Kumar, V., Tan, C.J.K., Taniar, D., Laganà, A., Mun, Y., Choo, H. (eds.) ICCSA 2006. LNCS, vol. 3984, pp. 531–536. Springer, Heidelberg (2006)
Sakane, H., Yakay, L., Karna, V., Leung, C., Gao, G.R.: DIMES: An Iterative Emulation Platform for Multiprocessor-System-On-Chip Designs. In: Proceedings 2003 IEEE International Conference on Field-Programmable Technology (FPT), Tokyo, Japan, pp. 244–251. IEEE, Los Alamitos (2003)
Wolf, W.: The Future of Multiprocessor Systems-on-Chips. In: Design Automation Conference (DAC 2004), San Diego, CA. pp. 681–685 (June 2004)
Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: Characterization and methodological considerations. In: International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, pp. 24–36 (June 1995)
Li, M.-L., Sasanka, R., Adve, S.V., Chen, Y.-K., Debes, E.: The ALPBench benchmark suite for complex multimedia applications. In: IEEE International Symposium on Workload Characterization, IEEE, Los Alamitos (October 2006)
Jeong, T., Ambler, A.: PESFA (Power Efficiency System for Flight Applications) Mission; Low Power CMOS Circuits Design for Flight Applications. IEEE Transactions of Aerospace and Electronics System 42(4), 1515–1520 (2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Jeong, T. et al. (2007). A Time Division Multiplexing (TDM) Logic Mapping Method for Computational Applications. In: Gervasi, O., Gavrilova, M.L. (eds) Computational Science and Its Applications – ICCSA 2007. ICCSA 2007. Lecture Notes in Computer Science, vol 4705. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74472-6_91
Download citation
DOI: https://doi.org/10.1007/978-3-540-74472-6_91
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74468-9
Online ISBN: 978-3-540-74472-6
eBook Packages: Computer ScienceComputer Science (R0)