Abstract
It becomes crucial to test and verify embedded hardware systems precisely and efficiently. For an embedded System-on-a-Chip (SoC) comprised of multiple IP cores, various design techniques have been proposed to provide diverse test access link configurations. In this paper, a Flag-based Wrapped Core Link Controller (FWCLC) is introduced to enable efficient accessibility to embedded cores as well as seamless integration of IEEE 1149.1 TAP’d cores and IEEE 1500 wrapped cores. Compared with other state-of-the-art techniques, our technique requires no modification on each core, less area overhead, and provides more diverse link configurations for design-for-debug as well as design-for-test.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Marinissen, E.J., Zorian, Y., Kapur, R., Taylor, T., Whetsel, L.: Towards a standard for embedded core test: an example. In: Proc. IEEE Int. Test Conf., pp. 616–627. IEEE Computer Society Press, Los Alamitos (1999)
Zorian, Y.: System-chip test strategies. In: Proc. IEEE/ACM Design Automation Conf., pp. 752–757 (1998)
Zorian, Y., Marinissen, E.J., Dey, S.: Testing embedded-core based system chips. In: Proc. IEEE Int. Test Conf., pp. 130–143 (1998)
Iyengar, V., Chakrabarty, K.: Precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip. In: Proc. IEEE VLSI Test Symp., pp. 368–374. IEEE Computer Society Press, Los Alamitos (2001)
Marinissen, E.J., Dingemanse, H., Arendsen, R., Lousberg, M., Bos, G., Wouters, C.: A structured and scalable mechanism for test access to embedded reusable cores. In: Proc. IEEE Int. Test Conf., pp. 284–293. IEEE Computer Society Press, Los Alamitos (1998)
Iyengar, V., Chakrabarty, K., Marinissen, E.J.: Test wrapper and test access mechanism co-optimization for system-on-chip. In: Proc. IEEE Int. Test Conf., pp. 1023–1032. IEEE Computer Society Press, Los Alamitos (2001)
IEEE Std. 1149.1-2001
IEEE Std. 1500–2005
Whetsel, L.: An IEEE1149.1 based test access architecture for ICs with embedded cores. In: Proc. IEEE Int. Test Conf., pp. 69–78. IEEE Computer Society Press, Los Alamitos (1997)
Oakland, S.F.: Considerations for implementing IEEE1149.1 on system-on-a-chip integrated circuits. In: Proc. IEEE Int. Test Conf., pp. 628–637. IEEE Computer Society Press, Los Alamitos (2000)
Whetsel, L.: Addressable test ports an approach to testing embedded cores. In: Proc. IEEE Int. Test Conf., pp. 1055–1064. IEEE Computer Society Press, Los Alamitos (1999)
Bhattacharya, D.: Hierarchical test access architecture for embedded cores in an integrated circuit. In: Proc. IEEE VLSI Test Symp., pp. 8–14. IEEE Computer Scoiety Press, Los Alamitos (1998)
Bhattacharya, D.: Instruction-driven wake-up mechanisms for snoopy TAP controller. In: Proc. IEEE VLSI Test Symp., pp. 467–472. IEEE Computer Society Press, Los Alamitos (1999)
Harrison, S., Noeninckx, G., Horwood, P., Collins, P.: Hierachical boundary-scan a scan chip-set solution. In: Proc. IEEE Int. Test Conf., pp. 480–486. IEEE Computer Society Press, Los Alamitos (2001)
Dervisoglu, B.I.: A unified DFT architecture for use with IEEE 1149.1 and VSIA/IEEE P1500 compliant test access controllers. In: Proc. IEEE/ACM Design Automation Conf., pp. 53–58 (2001)
Jianhua, F., Jieyi, L., Wenhua, X., Hongfei, Y.: An improved test access mechanism structure and optimization technique in system-on-chip. In: Proc. Asia and South Pacific – Design Auto. Conf., pp. D/23-D/24 (2005)
Xu, Q., Nicolici, N.: Multifrequency TAM design for hierarchical SOCs. IEEE Trans on Comput.-Aided Des. Integr. Circuits Syst. 25(1), 181–196 (2006)
Sehgal, A., Chakrabarty, K.: Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs. IEEE Trans. on Comput. 56(1), 120–133 (2007)
Chou, C.W., Huang, J.R., Hsiao, M.J., Chang, T.Y.: A hierarchical test access mechanism for SoC and the automatic test development flow. In: Proc. IEEE Circuits and Systems Midwest Symp., pp. 164–167. IEEE Computer Society Press, Los Alamitos (2002)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Song, J., Yi, H., Han, J., Park, S. (2007). An Efficient Link Controller for Test Access to IP Core-Based Embedded System Chips. In: Choi, L., Paek, Y., Cho, S. (eds) Advances in Computer Systems Architecture. ACSAC 2007. Lecture Notes in Computer Science, vol 4697. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74309-5_15
Download citation
DOI: https://doi.org/10.1007/978-3-540-74309-5_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74308-8
Online ISBN: 978-3-540-74309-5
eBook Packages: Computer ScienceComputer Science (R0)