Abstract
The computational demand of signal processing algorithms is rising continuously. Heterogeneous embedded multiprocessor systems-on-chips are one solution to tackle this demand. But to be able to take advantage of the benefits of these systems, new strategies are required how to map applications to such a system and how to evaluate the system’s performance at a very early design stage. We will present a static, analytical, bottom-up methodology for temporal and spatial mapping of applications to MP-SoCs based on packing. Furthermore we will demonstrate how the result can be used for performance evaluation and system improvement without the need for simulations.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Blume, H., Feldkämper, H.T., Noll, T.G.: Model-based exploration of the design space for heterogeneous systems on chip. J. VLSI Signal Process. Syst. 40, 19–34 (2005)
Kienhuis, B., Deprettere, E., Vissers, K., van der Wolf, P.: An approach for quantitative analysis of application-specific dataflow architectures. In: ASAP 1997. Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, pp. 338–349. IEEE Computer Society Press, Los Alamitos (1997)
Erbas, C., Erbas, S.C., Pimentel, A.D.: A multiobjective optimization model for exploring multiprocessor mappings of process networks. In: CODES+ISSS 2003. Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, pp. 182–187 (2003)
Schwiegershausen, M., Pirsch, P.: A formal approach for the optimization of heterogeneous multiprocessors for complex image processing schemes. In: EURO-DAC 1995/EURO-VHDL 1995. Proceedings of the Conference on European Design Automation, pp. 8–13 (1995)
Pimentel, A.D., Erbas, C., Polstra, S.: A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers 55, 99–112 (2006)
Bakshi, A., Prasanna, V.K., Ledeczi, A.: MILAN: A model based integrated simulation framework for design of embedded systems. In: LCTES 2001. Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, pp. 82–93. ACM Press, New York (2001)
Govindarajan, R., Gao, G., Desai, P.: Minimizing memory requirements in rate-optimal schedules. In: ASAP 1994. Proceedings of the International Conference on Application Specific Array Processors, pp. 75–86 (1994)
Ristau, B., Fettweis, G.: An optimization methodology for memory allocation and task scheduling in SoCs via linear programming. In: Vassiliadis, S., Wong, S., Hämäläinen, T.D. (eds.) SAMOS 2006. LNCS, vol. 4017, pp. 89–98. Springer, Heidelberg (2006)
Coffland, J.E., Pimentel, A.D.: A software framework for efficient system-level performance evaluation of embedded systems. In: Matsui, M., Zuccherato, R.J. (eds.) SAC 2003. LNCS, vol. 3006, pp. 666–671. Springer, Heidelberg (2004)
Turjan, A., Kienhuis, B., Deprettere, E.: Translating affine nested-loop programs to process networks. In: CASES 2004. Proceedings of the 2004 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp. 220–229 (2004)
Liu, C.L., Layland, J.W.: Scheduling algorithms for multiprogramming in a hard-real-time environment. J. ACM 20, 46–61 (1973)
Chaitin, G.J., Auslander, M.A., Chandra, A.K., Cocke, J., Hopkins, M.E., Markstein, P.W.: Register allocation via coloring. Computer Languages 6, 47–57 (1981)
Belov, G., Chiglintsev, A.V., Filippova, A.S., Mukhacheva, E., Scheithauer, G., Shirgazin, R.: The two-dimensional strip packing problem: A numerical experiment with waste-free instances using algorithms with block structure. Preprint MATH-NM-01-2005 TU Dresden (2005)
Matus, E., Seidel, H., Limberg, T., Robelly, P., Fettweis, G.: A GFLOPS Vector-DSP for broadband wireless applications. In: CICC 2006. Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 543–546. IEEE Computer Society Press, Los Alamitos (2006)
Cichon, G., Fettweis, G.: MOUSE: A shortcut from matlab source to SIMD DSP assembly code. In: SAMOS 2003. Proceedings of the International Workshop on Systems, Architectures, MOdeling, and Simulation, pp. 159–167 (2003)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ristau, B., Fettweis, G. (2007). Mapping and Performance Evaluation for Heterogeneous MP-SoCs Via Packing. In: Vassiliadis, S., Bereković, M., Hämäläinen, T.D. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2007. Lecture Notes in Computer Science, vol 4599. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-73625-7_14
Download citation
DOI: https://doi.org/10.1007/978-3-540-73625-7_14
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-73622-6
Online ISBN: 978-3-540-73625-7
eBook Packages: Computer ScienceComputer Science (R0)