Abstract
The Mobile Trusted Platform (MTP) is developed and promoted by the Trusted Computing Group (TCG), which is an industry standard body to enhance the security of the mobile computing environment. The dedicated SHA-1 and HMAC engine in Mobile Trusted Module (MTM) are one of the most important circuit blocks and contribute the performance of the whole platform because they are used as key primitives verifying platform code, integrity and command authentication. Unlike desktop computers, mobile devices have very stringent limitations with respect to available power, physical circuit area, and cost. Therefore special architecture and design methods for low power SHA-1 and HMAC circuit are required. In this paper, we present a compact and efficient hardware architecture of low power SHA-1 and HMAC design for MTM. Our SHA-1 hardware can compute 512-bit data block using about 8,200 gates and has a power consumption about 1.1 mA on a 0.25μm CMOS process. The implementation of HMAC using the SHA-1 circuit requires additional 8,100 gates and consumes about 2.58 mA on the same process.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
NIST: Secure Hash Standard FIPS-Pub 180-1. National Institute of Standard and Technology (1995)
NIST: The Keyed-Hash Message Authentication Code FIPS-Pub 198. National Institute of Standard and Technology (2002)
Ming-yan, Y., Tong, Z., Jin-xiang, W., Yi-zheng, Y.: An Efficient ASIC Implementation of SHA-1 Engine for TPM. In: IEEE Asian-Pacific Conference on Circuits and Systems, pp. 873–876 (2004)
Dominikus, S.: A Hardware Implementation of MD4-Family Hash Algorithms. In: IEEE international Conference on Electronic Circuits and Systems. vol. 3, pp. 1143–1146 (2002)
Kang, Y.-K., et al.: An Efficient Implementation of Hash Function processor for IPSec. In: IEEE Asia-Pacific Conference on ASIC, pp. 93–96 (2002)
Michail, H.E., Kakarountas, A.P., Selimis, G.N., Goutis, C.E.: Optimiizing SHA-1 Hash Function for High Throughput with a Partial Unrolling Study. In: Paliouras, V., Vounckx, J., Verkest, D. (eds.) PATMOS 2005. LNCS, vol. 3728, pp. 591–600. Springer, Heidelberg (2005)
Sklavos, N., Dimitroulakos, G., Koufopavlou, O.: An Ultra High Speed Architecture for VLSI Implementation of Hash Functions. In: 10th IEEE International Conference on Electronics, Circuits and Systems, pp. 990–993 (2003)
Huang, A.L., Penzhorn, W.T.: Cryptographic Hash Functions and Low-Power Techniques for Embedded Hardware. In: IEEE ISIE 2005, pp. 1789–1794 (2005)
Selimis, G., Sklavos, N., Koufopavlou, O.: VLSI: Implementation of the Keyed-HASH Message Authentication Code for the Wireless Application Protocol. In: 10th IEEE International Conference on Electronics, Circuits and Systems, pp. 24–27 (2003)
Michail, M.K., Kakarountas, A.P., Milidonis, A., Goutis, C.E.: Efficient Implementation of the Keyed-Hash Message Authentication Code (HMAC) using the SHA-1 Hash Function. In: 11th IEEE International Conference on Electronics, Circuits and Systems, pp. 567–570 (2004)
AT97SC3203: Atmel corp. (2005), available at http://www.atmel.com/
SLB 9635 TT1.2: Infineon (2005), available at: http://www.infineon.com/
SSX35A: Sinosun (2005), available at http://www.trustedcomputinggroup.org/
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kim, M., Kim, Y., Ryou, J., Jun, S. (2007). Efficient Implementation of the Keyed-Hash Message Authentication Code Based on SHA-1 Algorithm for Mobile Trusted Computing. In: Xiao, B., Yang, L.T., Ma, J., Muller-Schloer, C., Hua, Y. (eds) Autonomic and Trusted Computing. ATC 2007. Lecture Notes in Computer Science, vol 4610. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-73547-2_42
Download citation
DOI: https://doi.org/10.1007/978-3-540-73547-2_42
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-73546-5
Online ISBN: 978-3-540-73547-2
eBook Packages: Computer ScienceComputer Science (R0)