Abstract
Systems on chip and multicore processors emerged for the last years. The required networks on chips can be realized by multistage interconnection networks (MIN). Prior to technical realizations, establishing and investigating formal models help to choose best adequate MIN architectures. This paper presents a Petri net semantics for modeling such MINs in case of multicast traffic. The new semantics is inspired by high-level versions of the Petri box algebra providing a method to formally represent concurrent communication systems in a fully compositional way. In our approach, a dedicated net class is formed, which leads to three kinds of basic nets describing a switching element, a packet generator, and a packet flush. With these basic nets, models of MINs of arbitrary crossbar size can be established compositionally following their inductive definition. Particular token generation within these high-level nets, as for instance, random load, yields an alternative approach to the use of stochastic Petri nets as in previous studies. The simulation of the models under step semantics provides a basis for performance evaluation and comparison of various MIN architectures and their usability for networks on chips. Particularly, multicast traffic patterns, which are important for multicore processors, can be handled by the new model.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Alderighi, M., Casini, F., D’Angelo, S., Salvi, D., Sechi, G.R.: A fault-tolerant FPGA-based multi-stage interconnection network for space applications. In: Proceedings of the First IEEE International Workshop on Electronic Design, Test and Applications (DELTA’02), pp. 302–306 (2002)
Bashirov, R., Crespi, V.: Analyzing permutation capability of multistage interconnection networks with colored Petri nets. In: Information Sciences, vol. 176(21), pp. 3143–3165. Elsevier, Amsterdam (2006)
Best, E., Devillers, R., Koutny, M.: Petri Net Algebra. EATCS Monographs on TCS, Springer, Heidelberg (2001) ISBN 3-540-67398-9
Benini, L., De Micheli, G.: Networks on chips: A new SoC paradigm. IEEE Computer 35(1), 70–80 (2002)
Best, E., Fra̧czak, W., Hopkins, R.P., Klaudel, H., Pelz, E.: M-nets: an algebra of high level Petri nets, with an application to the semantics of concurrent programming languages. Acta Informatica, vol. 35, Springer,Heidelberg (1998)
Bertozzi, D., Jalabert, A., Murali, S., Tamhankar, R., Stergiou, S., Benini, L., De Micheli, G.: NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Transactions on Parallel and Distributed Systems 16(2), 113–129 (2005)
Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Proceedings of Design Automation Conference (DAC 2001), pp. 684–689 (2001)
Ewing, G., Pawlikowski, K., McNickle, D.: Akaroa2: Exploiting network computing by distributing stochastic simulation. In: Proceedings of the European Simulation Multiconference (ESM’99), pp. 175–181 (1999)
Guerrier, P., Grenier, A.: A generic architecture for on-chip packet-switched interconnections. In: Proceedings of IEEE Design Automation and Test in Europe (DATE 2000), pp. 250–256. IEEE Press, New York (2000)
Jantsch, A.: Models of computation for networks on chip. In: Proceedings of the Sixth International Conference on Application of Concurrency to System Design (ACSD’06), joint invited paper ACSD and ICATPN, pp. 165–176 (2006)
Klaudel, H., Pommereau, F.: Asynchronous links in the PBC and M-nets. In: ASIAN 1999. LNCS, vol. 1742, Springer, Heidelberg (1999)
Kruskal, C.P., Snir, M.: A unified theory of interconnection network structure. Theoretical Computer Science 48(1), 75–94 (1986)
Pelz, E., Tutsch, D.: Modeling multistage interconnection networks of arbitrary crossbar size with compositional high level Petri nets. In: Proceedings of the 2005 European Simulation and Modelling Conference (ESM 2005),Eurosim, pp. 537–543. (2005)
Turner, J., Melen, R.: Multirate Clos networks. IEEE Communications Magazine 41(10), 38–44 (2003)
Tutsch, D., Hommel, G.: Performance of buffered multistage interconnection networks in case of packet multicasting. In: Proceedings of the 1997 Conference on Advances in Parallel and Distributed Computing (APDC’97), Shanghai, pp. 50–57. IEEE Computer Society Press, Washington (March 1997)
Tutsch, D., Hommel, G.: High performance low cost multicore No C architectures for embedded systems. In: Proceedings of the International Workshop on Embedded Systems – Modeling, Technology and Applications, pp. 53–62. Springer, Heidelberg (June 2006)
Tutsch, D., Lüdtke, D.: Compatibility of multicast and spatial traffic distribution for modeling multicore networks. In: Proceedings of the 13th International Conference on Analytical and Stochastic Modelling Techniques and Applications (ASMTA 2006); Bonn, pp. 29–36. IEEE/SCS (2006)
Tutsch, D., Lüdtke, D., Kühm, M.: Investigating dynamic reconfiguration of network architectures with CINSim. In: Proceedings of the 13th Conference on Measurement, Modeling, and Evaluation of Computer and Communication Systems 2006 (MMB 2006); Nürnberg, pp. 445–448, VDE (March 2006)
Wolf, T., Turner, J.: Design issues for high performance active routers. IEEE Journal on Selected Areas of Communications 19(3), 404–409 (March 2001)
Yang, Y.: An analytical model for the performance of buffered multicast banyan networks. Computer Communications 22, 598–607 (1999)
Yang, Y., Wang, J.: A class of multistage conference switching networks for group communication. IEEE Transactions on Parallel and Distributed Systems 15(3), 228–243 (2004)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer Berlin Heidelberg
About this paper
Cite this paper
Pelz, E., Tutsch, D. (2007). Formal Models for Multicast Traffic in Network on Chip Architectures with Compositional High-Level Petri Nets. In: Kleijn, J., Yakovlev, A. (eds) Petri Nets and Other Models of Concurrency – ICATPN 2007. ICATPN 2007. Lecture Notes in Computer Science, vol 4546. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-73094-1_23
Download citation
DOI: https://doi.org/10.1007/978-3-540-73094-1_23
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-73093-4
Online ISBN: 978-3-540-73094-1
eBook Packages: Computer ScienceComputer Science (R0)