Skip to main content

A Two-Level Directory Organization Solution for CC-NUMA Systems

  • Conference paper
Algorithms and Architectures for Parallel Processing (ICA3PP 2007)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4494))

Abstract

Currently, directory-based cache coherence protocols are widely adopted in DSM systems. However, with the scaling of system size, directory-based protocols are also confronted with the problem of scalability. With the analysis of factors that affect the scalability of directory protocols, we propose a two-level directory organization solution based on directory cache in this paper. Simulation result shows that this directory organization can efficiently reduce storage space occupied by directory information to enable good scalability for the implementation of the protocol, with the performance of the system being considered.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. SGI. http://www.sgi.com/products/servers/origin/3000/overview.html

  2. Gostin, G., Collard, J.-F., Collins, K.: The architecture of the HP Superdome shared-memory multiprocessor. In: Proceedings of the 19th annual international conference on Supercomputing. Cambridge, Massachusetts, pp. 239–245 (2005)

    Google Scholar 

  3. Hlayhel, W., Collet, J., Fesquet, L.: Implementing Snoop-Coherence Protocol for Future SMP Architectures. In: Amestoy, P.R., Berger, P., Daydé, M., Duff, I.S., Frayssé, V., Giraud, L., Ruiz, D. (eds.) Euro-Par 1999. LNCS, vol. 1685, Springer, Heidelberg (1999)

    Google Scholar 

  4. Bilir, E.E., et al.: Multicast snooping: a new coherence method using a multicastaddress network. In: Proceedings of the 26th International Symposium on Computer Architecture. Atlanta, GA, USA, pp. 294–304 (1999)

    Google Scholar 

  5. Laudon, J., Lenoski, D.: The SGI Origin: a ccNUMA highly scalable server. In: Proceedings of the 24th annual international symposium on Computer architecture. Denver, Colorado, USA, pp. 241–251 (1997)

    Google Scholar 

  6. Grbic, A.: Assessment of Cache Coherence Protocols in Shared-memory Multiprocessors: [Phd dissertation]. University of Toronto, Toronto, Canada (2003)

    Google Scholar 

  7. Gharachorloo, K., et al.: Architecture and design of AlphaServer GS320. In: Proceedings of the 9th international conference on Architectural support for programming languages and operating systems, Cambridge, Massachusetts, USA, pp.13–24 (2000)

    Google Scholar 

  8. Li, T., John, L.K.: ADir_pNB: A Cost-Effective Way to Implement Full Map Directory-Based Cache Coherence Protocols. IEEE Transactions on Computers 50(9), 921–934 (2001)

    Article  Google Scholar 

  9. Chaiken, D., Kubiatowicz, J., Agarwal, A.: LimitLESS directories: A scalable cache coherence scheme. In: Proceedings of the fourth international conference on Architectural support for programming languages and operating systems. Santa Clara, California, USA, pp. 224–234 (1991)

    Google Scholar 

  10. Thapar, M., Delagi, B., Flynn, M.J.: Linked List Cache Coherence for Scalable Shared Memory Multiprocessors. In: Proceedings of International Parallel Processing Symposium, pp. 34–43 (1993)

    Google Scholar 

  11. Chang, Y., Bhuyan, L.N.: An Efficient Tree Cache Coherence Protocol for Distributed Shared Memory Multiprocessors. IEEE Transactions on Computers 48(3), 352–360 (1999)

    Article  Google Scholar 

  12. Acacio, M.E., et al.: A Two-Level Directory Architecture for Highly Scalable cc-NUMA Multiprocessors. IEEE Transactions on Parallel and Distributed Systems 16(1), 67–79 (2005)

    Article  Google Scholar 

  13. Acacio, M.E., et al.: A New Scalable Directory Architecture for Large-Scale Multiprocessors. In: Proceedings of the 7th International Symposium on High-Performance Computer Architecture. Monterrey, Mexico, pp. 97–106 (2001)

    Google Scholar 

  14. Hughes, C.J., et al.: RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors. IEEE Computer 35(2), 40–49 (2002)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Hai Jin Omer F. Rana Yi Pan Viktor K. Prasanna

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Pan, G., Dou, Q., Xie, L. (2007). A Two-Level Directory Organization Solution for CC-NUMA Systems. In: Jin, H., Rana, O.F., Pan, Y., Prasanna, V.K. (eds) Algorithms and Architectures for Parallel Processing. ICA3PP 2007. Lecture Notes in Computer Science, vol 4494. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-72905-1_13

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-72905-1_13

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-72904-4

  • Online ISBN: 978-3-540-72905-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics