A Two-Level Directory Organization Solution for CC-NUMA Systems

  • Guoteng Pan
  • Qiang Dou
  • Lunguo Xie
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4494)


Currently, directory-based cache coherence protocols are widely adopted in DSM systems. However, with the scaling of system size, directory-based protocols are also confronted with the problem of scalability. With the analysis of factors that affect the scalability of directory protocols, we propose a two-level directory organization solution based on directory cache in this paper. Simulation result shows that this directory organization can efficiently reduce storage space occupied by directory information to enable good scalability for the implementation of the protocol, with the performance of the system being considered.


Data Block Cache Coherence Home Node Memory Overhead Distribute Shared Memory 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
  2. 2.
    Gostin, G., Collard, J.-F., Collins, K.: The architecture of the HP Superdome shared-memory multiprocessor. In: Proceedings of the 19th annual international conference on Supercomputing. Cambridge, Massachusetts, pp. 239–245 (2005)Google Scholar
  3. 3.
    Hlayhel, W., Collet, J., Fesquet, L.: Implementing Snoop-Coherence Protocol for Future SMP Architectures. In: Amestoy, P.R., Berger, P., Daydé, M., Duff, I.S., Frayssé, V., Giraud, L., Ruiz, D. (eds.) Euro-Par 1999. LNCS, vol. 1685, Springer, Heidelberg (1999)Google Scholar
  4. 4.
    Bilir, E.E., et al.: Multicast snooping: a new coherence method using a multicastaddress network. In: Proceedings of the 26th International Symposium on Computer Architecture. Atlanta, GA, USA, pp. 294–304 (1999)Google Scholar
  5. 5.
    Laudon, J., Lenoski, D.: The SGI Origin: a ccNUMA highly scalable server. In: Proceedings of the 24th annual international symposium on Computer architecture. Denver, Colorado, USA, pp. 241–251 (1997)Google Scholar
  6. 6.
    Grbic, A.: Assessment of Cache Coherence Protocols in Shared-memory Multiprocessors: [Phd dissertation]. University of Toronto, Toronto, Canada (2003)Google Scholar
  7. 7.
    Gharachorloo, K., et al.: Architecture and design of AlphaServer GS320. In: Proceedings of the 9th international conference on Architectural support for programming languages and operating systems, Cambridge, Massachusetts, USA, pp.13–24 (2000)Google Scholar
  8. 8.
    Li, T., John, L.K.: ADir_pNB: A Cost-Effective Way to Implement Full Map Directory-Based Cache Coherence Protocols. IEEE Transactions on Computers 50(9), 921–934 (2001)CrossRefGoogle Scholar
  9. 9.
    Chaiken, D., Kubiatowicz, J., Agarwal, A.: LimitLESS directories: A scalable cache coherence scheme. In: Proceedings of the fourth international conference on Architectural support for programming languages and operating systems. Santa Clara, California, USA, pp. 224–234 (1991)Google Scholar
  10. 10.
    Thapar, M., Delagi, B., Flynn, M.J.: Linked List Cache Coherence for Scalable Shared Memory Multiprocessors. In: Proceedings of International Parallel Processing Symposium, pp. 34–43 (1993)Google Scholar
  11. 11.
    Chang, Y., Bhuyan, L.N.: An Efficient Tree Cache Coherence Protocol for Distributed Shared Memory Multiprocessors. IEEE Transactions on Computers 48(3), 352–360 (1999)CrossRefGoogle Scholar
  12. 12.
    Acacio, M.E., et al.: A Two-Level Directory Architecture for Highly Scalable cc-NUMA Multiprocessors. IEEE Transactions on Parallel and Distributed Systems 16(1), 67–79 (2005)CrossRefGoogle Scholar
  13. 13.
    Acacio, M.E., et al.: A New Scalable Directory Architecture for Large-Scale Multiprocessors. In: Proceedings of the 7th International Symposium on High-Performance Computer Architecture. Monterrey, Mexico, pp. 97–106 (2001)Google Scholar
  14. 14.
    Hughes, C.J., et al.: RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors. IEEE Computer 35(2), 40–49 (2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2007

Authors and Affiliations

  • Guoteng Pan
    • 1
  • Qiang Dou
    • 1
  • Lunguo Xie
    • 1
  1. 1.School of Computer, National University of Defense Technology, Changsha, 410073, HunanP.R. China

Personalised recommendations