Abstract
Compact code generation is very important for an embedded system that has to be implemented on a chip with a severely limited amount of size. Even though on-chip data memory optimization technique has been given more attention, on-chip instruction memory optimization should not be neglected. We propose in this paper some algorithms for a memory offset assignment for embedded DSP processors in order to minimize the number of instructions for address register operations. Extensive experimental results demonstrate the efficacy of our solution.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Araujo, G.: Code Generation Algorithms for Digital Signal Processors. PhD thesis, Princeton Department of EE (June 1997)
Araujo, G., Malik, S., Lee, M.: Using Register-Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures. In: Proceedings of 33rd ACM/IEEE Design Automation Conference, June 1996, pp. 591–596 (1996)
Araujo, G., Sudarsanam, A., Malik, S.: Instruction Set Design and Optimization for Address Computation in DSP Architectures. In: Proceedings of the 9th International Symposium on System Synthesis, November 1997, pp. 31–37 (1997)
Atri, S., Ramanujam, J., Kandemir, M.T.: Improving offset assignment on embedded processors using transformations. In: Prasanna, V.K., Vajapeyam, S., Valero, M. (eds.) HiPC 2000. LNCS, vol. 1970, pp. 367–374. Springer, Heidelberg (2000)
Atri, S., Ramanujam, J., Kandemir, M.T.: Improving offset assignment for embedded processors. In: Midkiff, S.P., Moreira, J.E., Gupta, M., Chatterjee, S., Ferrante, J., Prins, J.F., Pugh, B., Tseng, C.-W. (eds.) LCPC 2000. LNCS, vol. 2017, pp. 158–172. Springer, Heidelberg (2001)
Bartley, D.: Optimization Stack Frame Accesses for Processors with Restricted Addressing Modes. Software Practice and Experience 22(2), 101–110 (1992)
Choi, Y., Kim, T.: Address assignment combined with scheduling in DSP code generation. In: Proc. 39th Design Automation Conference, (June 2002)
Liao, S.: Code Generation and Optimization for Embedded Digital Signal Processors. PhD thesis, MIT Department of EECS (January 1996)
Liao, S., et al.: Storage Assignment to Decrease Code Size. In: Proceedings of the ACM SIGPLAN ’95 Conference on Programming Language Design and Implementation, pp. 186–196 (1995), This is a preliminary version of: Liao, S., Devadas, S., Keutzer, K., Tjiang, S., Wang, A.: Storage assignment to decrease code size. ACM Transactions on Programming Languages and Systems 18(3), 235–253 (1996)
Liao, S., Devadas, S., Keutzer, K., Tjiang, S., Wang, A.: Storage assignment to decrease code size. ACM Transactions on Programming Languages and Systems 18(3), 235–253 (1996)
Leupers, R., Marwedel, P.: Algorithms for Address Assignment in DSP Code Generation. In: Proceedings of International Conference on Computer-Aided Design, pp. 109–112 (1996)
Ramanujam, J., Hong, J., Kandemir, M., Atri, S.: Address register-oriented optimizations for embedded processors. In: Proc. 9th Workshop on Compilers for Parallel Computers (CPC 2001), Edinburgh, Scotland, June 2001, pp. 281–290 (2001)
Rao, A., Pande, S.: Storage Assignment Optimizations to Generate Compact and Efficient Code on Embedded Dsps. In: SIGPLAN ’99, Atlanta, GA, USA, May 1999, pp. 128–138 (1999)
Sudarsanam, A., Malik, S.: Memory Bank and Register Allocation in Software Synthesis for ASIPs. In: Proceedings of International Conference on Computer Aided Design, pp. 388–392 (1995)
Press, W.H., Teukolsky, S.A., Vetterling, W.T., Flannery, B.P. (eds.): Numerical Recipes in C: The Art of Science Computing, pp. 152–155. Cambridge University Press, Cambridge (1993)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer Berlin Heidelberg
About this paper
Cite this paper
Hong, J., Ramanujam, J. (2007). Memory Offset Assignment for DSPs. In: Lee, YH., Kim, HN., Kim, J., Park, Y., Yang, L.T., Kim, S.W. (eds) Embedded Software and Systems. ICESS 2007. Lecture Notes in Computer Science, vol 4523. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-72685-2_8
Download citation
DOI: https://doi.org/10.1007/978-3-540-72685-2_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-72684-5
Online ISBN: 978-3-540-72685-2
eBook Packages: Computer ScienceComputer Science (R0)