Skip to main content

Germanium Deep-Submicron p-FET and n-FET Devices, Fabricated on Germanium-On-Insulator Substrates

  • Chapter

Part of the book series: Advanced Microelectronics ((MICROELECTR.,volume 27))

Summary

A key challenge in the engineering of Ge MOSFETs is to develop a proper Ge surface passivation technique prior to high-κ dielectric deposition to obtain low interface state density and high carrier mobility. A review on some possible treatments to passivate the Ge surface is discussed. Another important aspect is the activation of p- and n-type dopants to form the active areas in devices. Finally, Ge deep submicron n- and p-FET devices fabricated with this technique on germanium-on-insulator substrates, yield promising device characteristics, showing the feasibility of these substrates.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. B. Onsia et al., On the application of a thin ozone based wet chemical oxide as an interface for ALD high-k deposition, 7th International Symposium on Ultra Clean Process of Silicon Surfaces, 2005.

    Google Scholar 

  2. B. Onsia et al., A study of the influence of typical wet chemical treatments on the germanium wafer surface, 7th International Symposium On Ultra Clean Process of Silicon Surfaces, 2005.

    Google Scholar 

  3. B. De Jaeger et al., Ge deep sub-micron pFETs with etched TaN metal gate on a high-k dielectric, fabricated in a 200 mm silicon prototyping line, in: Proc. ESSDERC, 2004, pp. 189-192.

    Google Scholar 

  4. W.P. Bai et al., Ge MOS characteristics with CVD HfO2 gate dielectrics and TaN gate electrode, in: Proc. of the Symposium on VLSI technology, 2003, pp. 121-122.

    Google Scholar 

  5. A. Ritenour et al., Epitaxial Strained Germanium p-MOSFETs with HfO2 Gate Dielectric and TaN Gate Electrode, in: Proc. IEDM, 2003, pp. 433-436.

    Google Scholar 

  6. N. Wu et al., Alternative surface passivation on germanium for metal-oxide-semiconductor applications with high-k gate dielectric, Appl. Phys. Lett., 85, 2004, pp. 4127-4129.

    Article  Google Scholar 

  7. S.J. Whang et al., Germanium p- and n-MOSFETs fabricated with novel surface passivation (plasma-PH3 and thin AlN) and HfO2 /TaN Gate Stack, in: Proc. IEDM, 2004, pp. 307-310.

    Google Scholar 

  8. S. Van Elshocht et al., “Physical characterization of HfO2 deposited on Ge substrates by MOCVD”, MRS Spring Meeting - High-k Insulators and Ferro-Electrics for Advanced Microelectronics Devices, D5.4, 2004.

    Google Scholar 

  9. M. Houssa et al., Electrical characteristics of Ge/GeOx(N)/HfO2 gate stacks, J. Non-Cryst. Solids, 2004.

    Google Scholar 

  10. S. Van Elshocht et al., Deposition of HfO2 on germanium and the impact of surface pretreatments, Appl. Phys. Lett., 2004, 3824.

    Google Scholar 

  11. S. Van Elshocht, et al. “Surface preparation techniques for high-k deposition on Ge substrates,” Proceedings of 7th International Symposium on Ultra Clean Processing of Silicon Surfaces - UCPSS, Brussels, Belgium, Solid State Phenom., 103-104, 2004, 31.

    Google Scholar 

  12. A. Delabie et al., Atomic layer deposition of hafnium oxide on germanium sub- strates, J. Appl. Phys., 97, 064104 (2005).

    Article  Google Scholar 

  13. Meuris et al., The future of high-k on pure germanium and its importance for Ge CMOS, Mater. Sci. Semiconductor Process., 2005, p. 203.

    Google Scholar 

  14. S. Van Elshocht, et al., Study of CVD high-k gate oxides on high-mobility Ge and Ge/Si substrates, Thin Solid Films, 508, 2006 pp. 1-5, Proceedings of the Fourth International Conference on Silicon Epitaxy and Heterostructures (ICSI-4).

    Google Scholar 

  15. L.C. Kimerling and H-C Luan, US patent 6,352,942 (2002).

    Google Scholar 

  16. N.E. Posthuma et al., Surface passivation for germanium photovoltaic cells’ Solar Energy Mater. Solar Cells, 88(1), 2005, 37.

    Article  Google Scholar 

  17. Wu et al., Appl. Phys. Lett., 2004.

    Google Scholar 

  18. R. Bonzom et al., Growth Kinetics and Relaxation Mechanism of Very Thin Epitaxial Si films on (100) Germanium, presented at 2005 Spring Meeting of the MRS (2005).

    Google Scholar 

  19. F.E. Leys et al., Epitaxy solutions for Ge MOS technology, Thin Solid Films 508,2006, pp. 292-296, Proceedings of the Fourth International Conference on Silicon Epitaxy and Heterostructures (ICSI-4).

    Google Scholar 

  20. D. Hellin et al., ‘Determination of metallic contaminants on Ge wafers us- ing direct- and droplet sandwich etch - total reflection X-ray fluorescence spectrometry’, Spectrochim. Acta Part B 58, 2003, 2093-2104.

    Article  Google Scholar 

  21. D. Hellin et al.,‘Vapor phase decomposition- droplet collection- total reflection X-ray fluorescence spectrometry for metallic contamination analysis of Ge wafers’, Spectrochim. Acta Part B 60, 2005, 209-213.

    Article  Google Scholar 

  22. D. Hellin et al., Total reflection X-ray fluorescence spectrometry for the introduction of novel materials in clean-room production environments, IEEE Trans. on Device Mater. Reliab., 5, 2005, pp. 639-651.

    Article  Google Scholar 

  23. D. Hellin et al., ‘VPD-DC-TXRF for metallic contamination analysis of Ge wafers’, Proceedings of the7th International Symposium on Ultra Clean Process of Silicon Surfaces (UCPSS 2004), 2005.

    Google Scholar 

  24. B. De Jaeger et al., INFOS, 2005.

    Google Scholar 

  25. Croon et al., Proceedings of the International Conference on Microelectronic Test Structures of 2004, 2005, p. 191.

    Google Scholar 

  26. Chui et al., Appl. Phys. Lett., 83, 2003, 3276.

    Article  Google Scholar 

  27. A. Satta et al., Diffusion, activation and re-crystallization of boron implanted in pre-amorphized and crystalline germanium, Appl. Phys. Lett., 87, 2005, 172109.

    Article  Google Scholar 

  28. A. Satta et al., Dopants for N and P junctions in Germanium, Proceedings of ECS Spring Symposium 2005, 2005, p. 468.

    Google Scholar 

  29. A. Satta et al., P implantation doping of Ge: Diffusion, activation, and recrystallization, J. Vac. Sc. Technol. B 24, 2006, pp. 494-498.

    Article  Google Scholar 

  30. A. Satta et al., P implantation on doping of Ge: diffusion, activation, re-crystallization, The 8th Int. Workshop on the Fabrication, Characterization and Modeling of Ultra Shallow Junctions in Semiconductors, 2005.

    Google Scholar 

  31. E. Simoen et al., Defect removal, dopant diffusion and activation issues in ion-implanted shallow junctions fabricated in crystalline germanium sub-strates, GADEST 2005(Gettering And Defect Engineering in Semiconductor Technology) Conference 2005.

    Google Scholar 

  32. A. Satta et al., Ion implantation in Ge and the associated defect control, ECS DECON, 2005.

    Google Scholar 

  33. A. Satta et al., Shallow junction ion implantation in Ge and associated defect control, J. Electrochem. Soc., 153, 2006, pp. G229-G233.

    Article  Google Scholar 

  34. T. Clarysse et al., Active dopant characterization methodology for Germanium, USJ - The 8th International Workshop on the Fabrication, Characterization and Modeling of Ultra Shallow Junctions in Semiconductors, 2005.

    Google Scholar 

  35. C. Deguet et al., From 100 mm to 200 mm Germanium-On-Insulator (GeOI) structures realised by the smart cutTM technology, in: Proceedings of the First EUROSOI Workshop, pp. 31-33 2005.

    Google Scholar 

  36. T. Akatsu et al.,200 mm Germanium-on-insulator(GeOI) by Smart Cut technology and recent GeOI MOSFETs achievements, IEEE International SOI Conference, 2005.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer Berlin Heidelberg

About this chapter

Cite this chapter

Meuris, M. et al. (2007). Germanium Deep-Submicron p-FET and n-FET Devices, Fabricated on Germanium-On-Insulator Substrates. In: Dimoulas, A., Gusev, E., McIntyre, P.C., Heyns, M. (eds) Advanced Gate Stacks for High-Mobility Semiconductors. Advanced Microelectronics, vol 27. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-71491-0_15

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-71491-0_15

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-71490-3

  • Online ISBN: 978-3-540-71491-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics