Abstract
The coarse-grained reconfigurable architecture ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) and its compiler offer high instruction-level parallelism (ILP) to applications by means of a sparsely interconnected array of functional units and register files. As high-ILP architectures achieve only low parallelism when executing partially sequential code segments, which is also known as Amdahl’s law, this paper proposes to extend ADRES to MT-ADRES (Multi-Threaded ADRES) to also exploit thread-level parallelism. On MT-ADRES architectures, the array can be partitioned in multiple smaller arrays that can execute threads in parallel. Because the partition can be changed dynamically, this extension provides more flexibility than a multi-core approach. This article presents details of the enhanced architecture and results obtained from an MPEG-2 decoder implementation that exploits a mix of thread-level parallelism and instruction-level parallelism.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Mei, B.: A Coarse-grained Reconfigurable Architecture Template and its Compilation Techniques. Ph.D. thesis, IMEC, Belgium
Mei, B., et al.: ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. In: International Conference on Field Programmable Technology, Hong Kong, December 2002, pp. 166–173 (2002)
Mei, B., et al.: DRESC: A Retargetable Compiler for Coarse-Grained Reconfigurable Architectures. In: FPT 2003 (2003)
Amdahl, G.M.: Validity of the single processor approach to achieve large-scale computing capabilities. In: Proc. AFIPS Spring Joint Computer Conf. 30, pp. 483–485 (1967)
Eggers, S.J., et al.: SIMULTANEOUS MULTITHREADING: A Platform for Next-Generation Processors. IEEE Micro 17(5), 12–19 (1997)
Akkary, H., Driscoll, M.A.: A dynamic multithreading processor. In: Proceedings of 31st Annual ACM/IEEE International Symposium on Microarchitecture, 1998, MICRO-31, 30 Nov.-2 Dec. 1998, pp. 226–236. IEEE Computer Society Press, Los Alamitos (1998)
Ozer, E., Conte, T.M.: High-performance and low-cost dual-thread VLIW processor using Weld architecture paradigm. IEEE Transactions on Parallel and Distributed Systems 16(12), 1132–1142 (2005)
Burger, D., Keckler, S.W., McKinley, K.S., et al.: Scaling to the end of Silicon with EDGE architectures. IEEE Computer 37, 44–55 (2004)
Zalamea, J., et al.: Hierarchical clustered register file organization for VLIW processors. In: International Parallel and Distributed Processing Symposium, 22-26 April (2003)
Capitanio, A., Dutt, N., Nicolau, A.: Partitioned register files for VLIWs: A preliminary analysis of tradeoffs. In: The 25th Annual International Symposium on Microarchitecture, Dec. 1992, pp. 103–114 (1992)
Iwata, E., Olukotun, K.: Exploiting Coarse-Grain Parallelism in the MPEG-2 Algorithm. Stanford University Computer Systems Lab. Technical Report CSL-TR-98-771 (September 1998)
Uhrig, S., et al.: Coupling of a Reconfigurable Architecture and a Multithreaded Processor Core with Integrated Real-Time Scheduling. In: International Parallel and Distributed Processing Symposium, 25-29 April (2006)
Dimond, R., Mencer, O., Luk, W.: CUSTARD - a customisable threaded FPGA soft processor and tools. In: International Conference on Field Programmable Logic and Applications, 24-26 Aug. 2005, pp. 1–6 (2005)
Mei, B., Kim, S., Pasko, R.: A new multi-bank memory organization to reduce bank conflicts in coarse-grained reconfigurable architectures. IMEC, Technical report (2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer Berlin Heidelberg
About this paper
Cite this paper
Wu, K., Kanstein, A., Madsen, J., Berekovic, M. (2007). MT-ADRES: Multithreading on Coarse-Grained Reconfigurable Architecture. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2007. Lecture Notes in Computer Science, vol 4419. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-71431-6_3
Download citation
DOI: https://doi.org/10.1007/978-3-540-71431-6_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-71430-9
Online ISBN: 978-3-540-71431-6
eBook Packages: Computer ScienceComputer Science (R0)