Abstract
In this paper, we present a new concept for modeling of interconnection networks in the field of massively parallel processor embedded architectures. The main focus of the paper is on two interconnection concepts, namely, interconnect-wrapper and DyRIBox definitions of reconfigurable interconnection networks. We compare both interconnection concepts against each other and formally prove their equality. Both concepts allow to model many different reconfigurable inter-processor networks efficiently. Furthermore, we point out how to define the interconnect using an architecture description language for massively parallel processor architectures called MAML. Finally, we demonstrate the pertinence of our approach by modeling and evaluation of different reconfigurable interconnect topologies.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Bansal, N., Gupta, S., Dutt, N., Nicolau, A., Gupta, R.: Network Topology Exploration of Mesh-Based Coarse-Grain Reconfigurable Architectures. In: Proceedings Design Automation and Test in Europe (DATE’2004), Paris, France, Feb. 2004, pp. 474–479 (2004)
Baumgarte, V., Ehlers, G., May, F., Nückel, A., Vorbach, M., Weinhardt, M.: PACT XPP – A Self-Reconfigurable Data Processing Architecture. The Journal of Supercomputing 26(2), 167–184 (2003)
Elixent Ltd.: http://www.elixent.com
Fischer, D., Teich, J., Thies, M., Weper, R.: Design Space Characterization for Architecture/Compiler Co-Exploration. In: ACM SIG Proceedings International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES 2001), Atlanta, GA, U.S.A., November 2001, pp. 108–115. ACM Press, New York (2001)
Fischer, D., Teich, J., Thies, M., Weper, R.: BUILDABONG: A Framework for Architecture/Compiler Co-Exploration for ASIPs. Journal for Circuits, Systems, and Computers, Special Issue: Application Specific Hardware Design, 353–375 (2003)
Halambi, A., Grun, P., Khare, A., Ganesh, V., Dutt, N., Nicolau, A.: EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability. In: Proceedings Design Automation and Test in Europe (DATE’1999) (1999)
Hartenstein, R.: A Decade of Reconfigurable Computing: A Visionary Retrospective. In: Proceedings of Design, Automation and Test in Europe, Munich, Germany, March 2001, pp. 642–649. IEEE Computer Society Press, Los Alamitos (2001)
Hopcroft, J.E.: Introduction to Automata Theory, Languages and Computation (older edition). Addison-Wesley Series in Computer Science. Addison-Wesley, Reading (April 1979)
Kupriyanov, A., Hannig, F., Kissler, D., Schaffer, R., Teich, J.: MAML - An Architecture Description Language for Modeling and Simulation of Processor Array Architectures, Part I. Technical Report 03-2006, University of Erlangen-Nuremberg, Department of Computer Science, Hardware-Software-Co-Design (March 2006)
Kupriyanov, A., Hannig, F., Kissler, D., Teich, J., Schaffer, R., Merker, R.: An Architecture Description Language for Massively Parallel Processor Architectures. In: GI/ITG/GMM-Workshop 2006 - Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, Dresden, Germany, Feb. 2006, pp. 11–20 (2006)
Lee, J., Choi, K., Dutt, N.: An Algorithm for Mapping Loops onto Coarse-grained Reconfigurable Architectures. In: Languages, Compilers, and Tools for Embedded Systems (LCTES’03), San Diego, CA, June 2003, pp. 183–188. ACM Press, New York (2003)
Mei, B., Lambrechts, A., Verkest, D., Mignolet, J.-Y., Lauwereins, R.: Architecture Exploration for a Reconfigurable Architecture Template. In: IEEE Design and Test of Computers, March 2005, pp. 90–101. IEEE Computer Society Press, Los Alamitos (2005)
Motomura, M.: A Dynamically Reconfigurable Processor Architecture. In: Microprocessor Forum, CA (2002)
Pees, S., Hoffmann, A., Meyr, H.: Retargeting of Compiled Simulators for Digital Signal Processors Using a Machine Description Language. In: Proceedings Design Automation and Test in Europe (DATE’2000), Paris (March 2000)
Silicon Hive. http://www.siliconhive.com
Trimaran. http://www.trimaran.org
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer Berlin Heidelberg
About this paper
Cite this paper
Kupriyanov, A. et al. (2007). Modeling of Interconnection Networks in Massively Parallel Processor Architectures. In: Lukowicz, P., Thiele, L., Tröster, G. (eds) Architecture of Computing Systems - ARCS 2007. ARCS 2007. Lecture Notes in Computer Science, vol 4415. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-71270-1_20
Download citation
DOI: https://doi.org/10.1007/978-3-540-71270-1_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-71267-1
Online ISBN: 978-3-540-71270-1
eBook Packages: Computer ScienceComputer Science (R0)