Abstract
In this paper, we introduced a reconfigurable processor optimized for implementation of Forward Error Correction (FEC) algorithms and provided the implementation results of the Viterbi and Turbo decoding algorithms. In this architecture, an array of processing elements is employed to perform the required operations in parallel. Each processing element encapsulates multiple functional units which are highly optimized for FEC algorithms. A data buffer coupled with high bandwidth interconnection network facilitates pumping the data to the array and collecting the results. A processing element controller orchestrates the operation and the data movement. Different FEC algorithms like Viterbi, Turbo, Reed-Solomon and LDPC are widely used in digital communication and could be implemented on this architecture. Unlike traditional approach to programmable FEC architectures, this architecture is instruction-level programmable which results the ultimate flexibility and programmability.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Viterbi, A.J.: Wireless digital communication: a view based on three lessons learned. IEEE Com. magazine 29, 33–36 (1991)
Halter, S., Oberg, M., Chau, P.M., Siegel, P.H.: Reconfigurable signal processor for channel coding and decoding in low SNR wireless communications. In: IEEE workshop on signal processing systems, pp. 260–274. IEEE Computer Society Press, Los Alamitos (1998)
Cavallaro, J.R., Vaya, M.: VITURBO: a reconfigurable architecture for Viterbi and turbo decoding. Proceedings of ICASSP ’03, vol. 2, 497–500 (2003)
Huang, K., Li, F.M., Shen, P.L., Wu, A.Y.: “VLSI design of dual mode Viterbi/Turbo decoder for 3GPP,”. In: Proceedings of ICAS ’04, vol. 2, pp. 773–776 (2004)
Liang, J., Tessier, R., Goeckel, D.: A dynamically-reconfigurable, power-efficient Turbo decoder. In: Proceedings of 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 91–100. IEEE Computer Society Press, Los Alamitos (2004)
Thomas, C., Bickerstaff, M.A., Davis, L.M., Prokop, T., Widdup, B., Zhou, G., Garrett, D., Nicol, C.: Integrated circuits for channel coding in 3G cellular mobile wireless systems. IEEE Com. Magazine 41, 150–159 (2003)
Ertel, J., Vogt, J., Finger, A.: A high throughput Turbo Decoder for an OFDM-based WLAN demonstrator. In: Proceedings of 5th International ITG Conference on Source and Channel Coding (SCC), Jan. (2004)
Viterbi, A.J.: An intuitive justification and a simplified implementation of the map decoder for convolutional codes. IEEE Journal on Selected Areas in Communications 16, 260–264 (1998)
Lee, J.H., Lee, J., Sunwoo, M.H.: Design of application-specific instructions and hardware accelerator for Reed-Solomon codecs. EURASIP Journal on Applied Signal Processing 2003, 1346–1354 (2003)
Viterbi, A.: Error bounds for convolutional coding and an asymptotically optimum decoding algorithm. IEEE Trans. Info. Theory IT-13, 260–269 (1967)
Forney, G.D.: The Viterbi algorithm. Proceedings of the IEEE 61, 268–278 (1973)
Niktash, A., Parizi, H., Bagherzadeh, N.: A Multi-standard Viterbi Decoder for mobile applications using a reconfigurable architecture. In: Proceedings of VTC (Fall 2006)
Berrou, C., Glavieux, A., Thitimajshima, P.: Near Shannon limit error-correcting coding and decoding: Turbo codes. In: Proceedings of ICC ’93, pp. 1064–1070 (1993)
Hagenauer, J., Hoeher, P.: A Viterbi algorithm with soft-decision outputs and its applications. Proceedings of GLOBECOM ’89 89, 1680–1686 (1989)
Bahl, L.R., Cocke, J., Jelinek, F., Raviv, J.: Optimal decoding of linear codes for minimizing symbol error rate. IEEE Trans. Info. Theory 20, 284–287 (1974)
Pietrobon, S., Barbulescu, S.A.: A simplification of the modified Bahl decoding Algorithm for systematic convolutional codes. In: Int. Symp. Info. Theory and its Applications, Nov., pp. 1073–1077 (1994)
Erfanian, J.A., Pasupathy, S., Gulak, G.: Reduced complexity symbol detectors with parallel structures for ISI channels. IEEE Trans. on Com. 42, 1661–1671 (1994)
Koch, W., Baier, A.: Optimum and sub-optimum detection of coded data disturbed by time-varying inter-symbol interference. In: Proceedings of GLOBECOM ’90, Dec., pp. 1679–1684 (1990)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer Berlin Heidelberg
About this paper
Cite this paper
Niktash, A., Parizi, H.T., Bagherzadeh, N. (2007). A Reconfigurable Processor for Forward Error Correction. In: Lukowicz, P., Thiele, L., Tröster, G. (eds) Architecture of Computing Systems - ARCS 2007. ARCS 2007. Lecture Notes in Computer Science, vol 4415. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-71270-1_1
Download citation
DOI: https://doi.org/10.1007/978-3-540-71270-1_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-71267-1
Online ISBN: 978-3-540-71270-1
eBook Packages: Computer ScienceComputer Science (R0)