Abstract
DECOS (Dependable Components and Systems) is an EU-funded integrated research project (IP) with the goal to develop a framework and an associated design methodology for the component-based design of dependable embedded systems. The core of DECOS is based on the Time-Triggered Architecture (TTA), a distributed architecture for high-dependability real-time applications. In the first part of this paper the design flow of DECOS from the Platform Independent Model (PIM) to the Platform Specific Model (PSM) is discussed and the DECOS execution environment is introduced. In the second part the fault-tolerance mechanisms of DECOS are explained. After a deliberation of the fault hypothesis, the support for the implementation of triple-modular redundancy (TMR) is presented.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Kopetz, H., Bauer, G.: The time-triggered architecture. Proceedings of the IEEE 91, 112–126 (2003)
Pauli, B., Meyna, A., Heitmann, P.: Reliability of electronic components and control units in motor vehicle applications. VDI-Bericht 1415, Verein Deutscher Ingenieure (VDI), Düsseldorf (1998)
Powell, D.: Failure mode assumptions and assumption coverage. In: Int. Symp. on Fault-Tolerant Computing (FTCS-22), Boston, MA (1992)
Kopetz, H.: Sparse time versus dense time in distributed real-time systems. In: Proceedings of the 12th International Conference on Distributed Computing Systems, Yokohama, Japan, June (1992)
Kopetz, H., Suri, N.: Compositional design of RT systems: A conceptual basis for specification of linking interfaces. In: 6th IEEE International Symposium on Object-Oriented Real-Time Computing (ISORC03), Hokkaido, Japan, May 14-16, 2003, IEEE Computer Society Press, Los Alamitos (2003)
Heiner, G., Thurner, T.: Time-triggered architecture for safety-related distributed real-time systems in transportation systems. In: Proceedings of the The 28th Annual Fault Tolerant Computing Symposium (FTCS 28), Munich, Germany, p. 402 (1998)
Hazucha, P., Svensson, C.: Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Transactions on Nuclear Science 47(6), 2586–2594 (2000)
Ademaj, A., Bauer, G., Sivencrona, H., Torin, J.: Evaluation of fault handling of the time-triggered architecture with bus and star topology. In: IEEE International Conference on Dependable Systems and Networks (DSN 2003), San Francisco, USA, June 2003, pp. 123–132. IEEE Computer Society Press, Los Alamitos (2003)
Kopetz, H., Ademaj, A., Grillinger, P., Steinhammer, K.: The Time-Triggered Ethernet (TTE) design. In: Proceedings of the 8rd International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC), Seattle, WA, USA, May, pp. 22–33 (2005)
Kopetz, H.: Fault containment and error detection in the time-triggered architecture. In: The Sixth International Symposium on Autonomous Decentralized Systems (ISADS 2003), April, pp. 139–146 (2002)
Constantinescu, C.: Impact of deep submicron technology on dependability of vlsi circuits. In: IEEE International Conference on Dependable Systems and Networks (DSN 2002), June 2002, pp. 205–214. IEEE Computer Society Press, Los Alamitos (2002)
Semiconductor Industry Association. International technology roadmap for semiconductors, 2003 edition (2003)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer Berlin Heidelberg
About this paper
Cite this paper
Kopetz, H. (2007). Providing Dependable Services with Unreliable SoCs—The DECOS Approach. In: Kordon, F., Sztipanovits, J. (eds) Reliable Systems on Unreliable Networked Platforms. Monterey Workshop 2005. Lecture Notes in Computer Science, vol 4322. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-71156-8_13
Download citation
DOI: https://doi.org/10.1007/978-3-540-71156-8_13
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-71155-1
Online ISBN: 978-3-540-71156-8
eBook Packages: Computer ScienceComputer Science (R0)