Advertisement

Evaluation of ASIPs Design with LISATek

  • Rashid Muhammad
  • Ludovic Apvrille
  • Renaud Pacalet
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5114)

Abstract

This paper evaluates an ASIP design methodology based on the extension of an existing instruction set and architecture described with LISA 2.0 language. The objective is to accelerate the ASIPs design process by using partially predefined, configurable RISC-like embedded processor cores that can be quickly tuned to given applications by means of ISE (Instruction Set Extension) techniques. A case study demonstrates the methodological approach for the JPEG algorithm.

Keywords

LISATek ASIPs JPEG Customized Instructions 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Ienne, P., Leupers, R.: Customizable Embedded Processors: Design Technologies and Applications (Systems on Silicon). Morgan Kaufmann Publishers, San Francisco (2006)Google Scholar
  2. 2.
    Chattopadhyay, A., Ahmed, W., Karuri, K., Kammler, D., Leupers, R., Ascheid, G., Meyr, H.: Design space exploration of partially re-configurable embedded processors. In: Design, Automation & Test in Europe Conference & Exhibition, pp. 1–6 (2007)Google Scholar
  3. 3.
    CoWare. LISATek Creation Manual, product version v2005. 2.1 edn. (February 2006)Google Scholar
  4. 4.
    CoWare. LISATek Methodology Guidelines for the Processor Generator, product version v2005. 2.1 edn. (February 2006)Google Scholar
  5. 5.
    CoWare. LISATek Processor Designer Manual, product version v2005. 2.1 edn. (February 2006)Google Scholar
  6. 6.
    CoWare. LISATek Profiler, product version v2005.2.1 edn. (February 2006)Google Scholar
  7. 7.
    Fenlason, J., Stallman, R.: The GNU profilerGoogle Scholar
  8. 8.
    Gonzalez, R.E.: Xtensa: A configurable and extensible processor. IEEE Micro 20(2), 60–70 (2000)CrossRefGoogle Scholar
  9. 9.
    I.J. group, www.ijg.org
  10. 10.
    Haddad, F., Apvrille, L., Pacalet, R.: Comparative Study of Toolkits for the fast Design of ASICs and ASIPs (September 2005)Google Scholar
  11. 11.
    Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: Expression: a language for architecture exploration through compiler/simulator retargetability. In: DATE 1999, New York, NY, USA, p. 100 (1999)Google Scholar
  12. 12.
    T. International Telegraphic and T.C. Committee. Information technology - digital compression and coding of continuous tone still images - requirements and guidelines. Recommendation T.81Google Scholar
  13. 13.
    Kempf, T., Karuri, K., Wallentowitz, S., Ascheid, G., Leupers, R., Meyr, H.: A sw performance estimation framework for early system-level-design using fine-grained instrumentation. In: DATE 2006, Belgium, pp. 468–473 (2006)Google Scholar
  14. 14.
    Kobayashi, S., Mita, K., Takeuchi, Y., Imai, M.: Rapid prototyping of jpeg encoding using the asip development system: PEAS-III. In: International Conference on Acoustics, Speech and Signal Processing, Hong Kong (April 2003)Google Scholar
  15. 15.
    Lee, J.-E., Choi, K., Dutt, N.D.: Instruction set synthesis with efficient instruction encoding for configurable processors. ACM Trans. Des. Autom. Electron. Syst. 12(1), 8 (2007)CrossRefGoogle Scholar
  16. 16.
    Leoffler, C., Ligtenberg, A., Moschytz, G.: Practical fast id dct algorithms with 11 multiplications. In: Proc. IEEE ICASSP, pp. 988–991 (February 1989)Google Scholar
  17. 17.
    Leupers, R., Karuri, K., Kraemer, S., Pandey, M.: A design flow for configurable embedded processors based on optimized instruction set extension synthesis. In: DATE 2006, pp. 581–586 (2006)Google Scholar
  18. 18.
    Rao, K.R., Yip, P.: Discrete cosine transform algorithms, advantages and applications, pp. 90–93. Academic Press, San Diego (1990)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • Rashid Muhammad
    • 1
  • Ludovic Apvrille
    • 1
  • Renaud Pacalet
    • 1
  1. 1.System-on-Chip laboratoryLabSoC, GET/ENSTSophia-AntipolisFrance

Personalised recommendations