Heterogeneous Design in Functional DIF

  • William Plishker
  • Nimish Sane
  • Mary Kiemb
  • Shuvra S. Bhattacharyya
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5114)


Dataflow formalisms have provided designers of digital signal processing systems with analysis and optimizations for many years. As system complexity increases, designers are relying on more types of dataflow models to describe applications while retaining these implementation benefits. The semantic range of DSP-oriented dataflow models has expanded to cover heterogeneous models and dynamic applications, but efficient design, simulation, and scheduling of such applications has not. To facilitate implementing heterogeneous applications, we utilize a new dataflow model of computation and show how actors designed in other dataflow models are directly supported by this framework, allowing system designers to immediately compose and simulate actors from different models. Using an example, we show how this approach can be applied to quickly describe and functionally simulate a heterogeneous dataflow-based application such that a designer may analyze and tune trade-offs among different models and schedules for simulation time, memory consumption, and schedule size.


Dataflow Heterogeneous Signal Processing 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Lee, E.A., Messerschmitt, D.G.: Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans. Comput. 36(1), 24–35 (1987)zbMATHCrossRefGoogle Scholar
  2. 2.
    Shen, C., Plishker, W., Bhattacharyya, S.S., Goldsman, N.: An energy-driven design methodology for distributing DSP applications across wireless sensor networks. In: Proceedings of the IEEE Real-Time Systems Symposium, Tucson, Arizona, pp. 214–223 (December 2007)Google Scholar
  3. 3.
    Hemaraj, Y., Sen, M., Shekhar, R., Bhattacharyya, S.S.: Model-based mapping of image registration applications onto configurable hardware. In: Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, California, pp. 1453–1457 (October 2006) (invited paper)Google Scholar
  4. 4.
    Hsu, C., Corretjer, I., Ko., M., Plishker, W., Bhattacharyya, S.S.: Dataflow interchange format: Language reference for DIF language version 1.0, user’s guide for DIF package version 1.0. Technical Report UMIACS-TR-2007-32, Institute for Advanced Computer Studies, University of Maryland at College Park (June 2007)Google Scholar
  5. 5.
    Flatscher, R.G.: Metamodeling in EIA/CDIF—meta-metamodel and metamodels. ACM Trans. Model. Comput. Simul. 12(4), 322–342 (2002)CrossRefGoogle Scholar
  6. 6.
    Johnson, G.: LabVIEW Graphical Programming: Practical Applications in Instrumentation and Control. McGraw-Hill School Education Group (1997)Google Scholar
  7. 7.
    The MathWorks Inc.: Using Simulink. Version 3 edn. (January 1999)Google Scholar
  8. 8.
    Bilsen, G., Engels, M., Lauwereins, R., Peperstraete, J.A.: Cyclo-static data flow. In: Proceedings of ICASSP, pp. 3255–3258 (May 1995)Google Scholar
  9. 9.
    Lee, E.A., Messerschmitt, D.G.: Synchronous dataflow. Proceedings of the IEEE 75(9), 1235–1245 (1987)CrossRefGoogle Scholar
  10. 10.
    Buck, J.T.: Scheduling dynamic dataflow graphs with bounded memory using the token flow model. PhD thesis, Chair-Edward A. Lee (1993)Google Scholar
  11. 11.
    Hsu, C., Ko, M., Bhattacharyya, S.S.: Software synthesis from the dataflow interchange format. In: Proceedings of the International Workshop on Software and Compilers for Embedded Systems, Dallas, Texas, pp. 37–49 (September 2005)Google Scholar
  12. 12.
    Eker, J., Janneck, J., Lee, E.A., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S.R., Xiong, Y.: Taming heterogeneity - the Ptolemy approach. Proceedings of the IEEE. Special Issue on Modeling and Design of Embedded Software 91(1), 127–144 (2003)Google Scholar
  13. 13.
    Haubelt, C., Falk, J., Keinert, J., Schlichter, T., Streubühr, M., Deyhle, A., Hadert, A., Teich, J.: A systemc-based design methodology for digital signal processing systems. EURASIP J. Embedded Syst. 2007(1), 15 (2007)Google Scholar
  14. 14.
    Eker, J., Janneck, J.: Caltrop—language report (draft). Technical memorandum, Electronics Research Lab, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley,California (2002)Google Scholar
  15. 15.
    Kienhuis, B., Deprettere, E.F.: Modeling stream-based applications using the sbf model of computation. J. VLSI Signal Process. Syst. 34(3), 291–300 (2003)zbMATHCrossRefGoogle Scholar
  16. 16.
    Plishker, W., Sane, N., Kiemb, M., Anand, K., Bhattacharyya, S.S.: Functional dif for rapid prototyping. In: Proceedings of International Symposium on Rapid System Prototyping, Monterey, California, USA (June 2008)Google Scholar
  17. 17.
    Ko, M., Zissulescu, C., Puthenpurayil, S., Bhattacharyya, S.S., Kienhuis, B., Deprettere, E.: Parameterized looped schedules for compact representation of execution sequences. In: Proceedings of the International Conference on Application Specific Systems, Architectures, and Processors, Steamboat Springs, Colorado, pp. 223–230 (September 2006)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • William Plishker
    • 1
  • Nimish Sane
    • 1
  • Mary Kiemb
    • 1
  • Shuvra S. Bhattacharyya
    • 1
  1. 1.Department of Electrical and Computer Engineering, and Institute for Advanced Computer StudiesUniversity of Maryland at College ParkUSA

Personalised recommendations