Area Reliability Trade-Off in Improved Reed Muller Coding

  • Costas Argyrides
  • Stephania Loizidou
  • Dhiraj K. Pradhan
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5114)


Nanotechnology based fabrication, which relies on self-assembly of nanotubes or nanowires has been predicted to be an alternative to silicon technology since lithography based IC is approaching its limit in terms of feature size. However, such processes are expected to be less reliable, to have high defect density and to be handled with effective defect tolerant techniques. Thus, reliability is a major challenge in the future of IC design. To this end, different coding techniques have been proposed to improve reliability of future technologies. In this paper we analyze the trade-off between the area and the reliability added in each chip employing the Reed Muller coding as the coding technique. We estimate the reliability and area increase of different orders of the Reed Muller decoding and observed that while the area increases, the reliability decreases. Our approach is to define a framework and help designers in order to decide on the configuration of the Reed Muller to be used. Finally, we provide a guideline to optimize the architecture making an optimal trade off between the area and the reliability.


Majority Vote Linear Code Code Word Fault Rate Triple Modular Redundancy 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Bertozzi, D., et al.: Error control schemes for on-chip communication links: the energy-reliability tradeoff. IEEE Trans. on DAC 24(6) (June 2005)Google Scholar
  2. 2.
    Rossi, D., Metra, C.: Error correcting strategy for high speed and density reliable flash memories. IEEE J. Electronic Testing, Theory and applications 19(5), 511–521 (2003)CrossRefGoogle Scholar
  3. 3.
    Nicolaidis, M.: Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies. In: 17th IEEE VLSI Test Symposium, p. 86 (1999)Google Scholar
  4. 4.
    Mitra, S., et al.: Robust System Design with Built-In Soft-Error Resilience. IEEE computer society 38(2), 43–52 (2005)Google Scholar
  5. 5.
    Itoh, K.: Trends in megabit DRAM circuit design. IEEE J. Solid State Circuits 25, 778–789 (1990)CrossRefGoogle Scholar
  6. 6.
    Itoh, K., et al.: Trends in low-power RAM circuit technologies. Proc. IEEE 83, 524–543 (1995)CrossRefGoogle Scholar
  7. 7.
    Kimura, K., et al.: Power reduction in megabit DRAM’s. IEEE Journal of Solid State Circuits SSC-21, 381–389 (1986)CrossRefGoogle Scholar
  8. 8.
    International Technology Road map for Semiconductors (2002),
  9. 9.
    Barth, J.L., Dyer, C.S., Stassinopoulos, E.G.: Space, atmospheric, and terrestrial radiation environments. IEEE Trans. Nuclear Science 50, 466–482 (2003)CrossRefGoogle Scholar
  10. 10.
    Hazucha, P., Svensson, C.: Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Trans. Nucl. Sci. 47(6), 2586–2594 (2000)CrossRefGoogle Scholar
  11. 11.
    Ferreyra, P.A., Marques, C.A., Ferreyra, R.T., Gaspar, J.P.: Failure map functions and accelerated mean time to failure tests: New approaches for improving the reliability estimation in systems exposed to single event upsets. IEEE Trans. Nucl. Sci. 52(1), 494–500 (2005)CrossRefGoogle Scholar
  12. 12.
    Hentschke, R., Marques, R., Lima, F., Carro, L., Susin, A., Reis, R.: Analyzing Area and Performance Penalty of Protecting Different Digital Modules with Hamming Code and Triple Modular Redundancy. In: Symposium on Integrated Circuits and Systems Design, pp. 95–100 (2002)Google Scholar
  13. 13.
    Karlsson, J., Liden, P., Dahlgren, P., Johansson, R., Gunneflo, U.: Using Heavy-Ion Radiation to Validate Fault-Handling Mechanisms. IEEE Micro. 14, 8–23 (1994)CrossRefGoogle Scholar
  14. 14.
    Reed, R.: Heavy Ion and Proton Induced Single Event Multiple Upsets. In: IEEE Nuclear and Space Radiation Effects Conference, pp. 2224–2229 (1997)Google Scholar
  15. 15.
    Seifert, N., Moyer, D., Leland, N., Hokinson, R.: Historical trend in alpha-particle induced soft error rates of the Alpha microprocessor. In: Proc. 39th Annu. IEEE Int. Reliab. Phys. Symp., pp. 259–265 (2001)Google Scholar
  16. 16.
    Hsiao, M.Y.: A class of Optimal Minimum Odd-Weight column SEC-DED codes. IBM J. of Research and Dev. (14), 395–401 (July 1970)Google Scholar
  17. 17.
    Prahdan, D.K., Reddy, S.M.: Error-Control Techniques for Logic Processors. IEEE Trans. on Comp. C-21(12) (December 1972)Google Scholar
  18. 18.
    Reed.: A class of multiple-error-correcting codes and the decoding scheme. IEEE Trans. on Information Theory 4(4), 38–49 (1954)CrossRefGoogle Scholar
  19. 19.
    Assmus Jr., E.F., Key, J.D. (eds.): Designs and their Codes. Press Syndicate of the University of Cambridge, Cambridge (1992)zbMATHGoogle Scholar
  20. 20.
    Roman, S.: Coding and information Theory. Graduate Texts in Mathematics (1992)Google Scholar
  21. 21.
    Rao, T.R.N., Fujiwara, E.: Error-Control Coding for Computer Systems. Prentice Hall, New Jersey (1989)Google Scholar
  22. 22.
    Argyrides, C., Pradhan, D.K.: Improved Decoding Algorithm for High Reliable Reed Muller Coding. In: 20th IEEE International System On Chip Conference (SOCC 2007) (September 2007)Google Scholar
  23. 23.
    Wallace, C.S.: A Suggestion for a Fast Multiplier. IEEE Trans. On Electronic Computer EC-14(1), 14–17 (1964)CrossRefGoogle Scholar
  24. 24.
    Kinichiroh, T., et al.: New Decoding Algorithm for Reed-Muller Codes. IEEE Trans. on Infornation. Theory IT-28(5) (September 1982)Google Scholar
  25. 25.
    Argyrides, C., Zarandi, H., Pradhan, D.: Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories. In: 22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2007) (September 2007)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • Costas Argyrides
    • 2
  • Stephania Loizidou
    • 1
  • Dhiraj K. Pradhan
    • 2
  1. 1.Department of Computer ScienceFrederick UniversityCyprus
  2. 2.Department of Computer ScienceUniversity of BristolBristolUK

Personalised recommendations