Skip to main content

Synthesis of CMCU with coding of logical conditions and collections of microoperations

  • Chapter
  • 417 Accesses

Part of the book series: Lecture Notes Electrical Engineering ((LNEE,volume 22))

Abstract

The chapter deals with multilevel implementation of CMCU logic circuits. These methods are based on some well-known ideas taken from the literature devoted to optimization of FSM and MCU. They are of course adapted to the particular conditions of the CMCU operation. All these methods lead to the increase of cycle time, in comparison with the CMCU basic structure. They can be applied, when minimum hardware amount is the main goal of a particular design.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Reference

  1. M. Adamski and A. Barkalov. Architectural and Sequential Synthesis of Digital Devices. University of Zielona Góra Press, 2006.

    Google Scholar 

  2. T. Agerwala. Microprogram optimization: a survey. IEEE Transactions of Computers, (10):962–973, 1976.

    Google Scholar 

  3. S. I. Baranov. Logic Synthesis of Control Automata. Kluwer Academic Publishers, 1994.

    Google Scholar 

  4. A. A. Barkalov. Synthesis of Control Units with PLDs. Donetsk National Technical University, 2002. (in Russian).

    Google Scholar 

  5. A. A. Barkalov and A. V. Palagin. Synthesis of Microprogram Control Units. IC NAS of Ukraine, Kiev, 1997. (in Russian).

    Google Scholar 

  6. T. Łuba, K. Jasiński, and B. Zbierzchowski. Spcialized digital circuits in PLD i FPGA structures. Wydawnictwo Komunikacji i Łaczności, 1997. (in Polish).

    Google Scholar 

  7. G. De Micheli. Symbolic design of combinational and sequential logic implemented by two–level macros. IEEE Transactions on Computer-Aided Design, 5(9):597–616, 1986.

    Article  Google Scholar 

  8. S. Schwartz. An algorithm for minimizing read-only memories for machine control. IEEE 10th Annual Symposium on Switching and Automata Theory, pages 28–33, 1968.

    Google Scholar 

  9. V. A. Skljarov. Synthesis of automata on matrix LSI. Nauka i Technika, Minsk, 1984. (in Russian).

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Barkalov, A., Titarenko, L. (2008). Synthesis of CMCU with coding of logical conditions and collections of microoperations. In: Barkalov, A., Titarenko, L. (eds) Logic Synthesis for Compositional Microprogram Control Units. Lecture Notes Electrical Engineering, vol 22. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-69285-0_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-69285-0_7

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-69283-6

  • Online ISBN: 978-3-540-69285-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics